Difference between revisions of "Developer Manual"

From coreboot
Jump to: navigation, search
m
m (RAM init)
Line 14: Line 14:
  
 
== RAM init ==
 
== RAM init ==
 +
 +
Resources:
 +
* [http://www.simmtester.com/page/news/showpubnews.asp?num=101 Understanding DDR Serial Presence Detect (SPD) Table]
 +
* [http://download.micron.com/pdf/datasheets/dram/sdram/512MbSDRAM.pdf Micron 512 MB SDRAM Datasheet] (PDF) -- contains some helpful explanations
  
 
== Southbridge ==
 
== Southbridge ==

Revision as of 17:00, 28 May 2007

GNU head This work is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or any later version. This work is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.


This is work in progress!

Introduction

Hardware Overview

LinuxBIOS Overview

Serial output and the Super I/O

Northbridge

RAM init

Resources:

Southbridge

Mainboard

IRQ Table

Creating a new Target

Miscellaneous Tips

minicom