Difference between revisions of "Developer Manual"

From coreboot
Jump to: navigation, search
m (RAM init)
(Serial output and the Super I/O: Some text and photos.)
Line 10: Line 10:
  
 
== Serial output and the Super I/O ==
 
== Serial output and the Super I/O ==
 +
 +
The '''Super I/O''' is a chip found on most of today's mainboards which is — among other things — responsible for the serial ports of the mainboard (e.g. COM1, COM2). This chip usually the first thing you'll want to support, as it's required to get serial debugging output from the mainboard (via a null-modem cable and the proper software, e.g. [[minicom]]).
 +
 +
<gallery>
 +
Image:Winbond w83977ef.jpg|Winbond W83977EF Super I/O.
 +
Image:Ite it8705f.jpg|ITE IT8705F Super I/O.
 +
</gallery>
  
 
== Northbridge ==
 
== Northbridge ==

Revision as of 22:21, 29 May 2007

GNU head This work is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or any later version. This work is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.


This is work in progress!

Introduction

Hardware Overview

LinuxBIOS Overview

Serial output and the Super I/O

The Super I/O is a chip found on most of today's mainboards which is — among other things — responsible for the serial ports of the mainboard (e.g. COM1, COM2). This chip usually the first thing you'll want to support, as it's required to get serial debugging output from the mainboard (via a null-modem cable and the proper software, e.g. minicom).

Northbridge

RAM init

Resources:

Southbridge

Mainboard

IRQ Table

Creating a new Target

Miscellaneous Tips

minicom