Developer Manual

From coreboot
Revision as of 15:31, 27 May 2007 by Uwe (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

This is work in progress!

Introduction

Serial output and the Super I/O

Northbridge

RAM init

Southbridge

Mainboard

Miscellaneous Tips