Difference between revisions of "Easy projects"

From coreboot
Jump to: navigation, search
m (All headings one level up)
m
(9 intermediate revisions by 4 users not shown)
Line 3: Line 3:
 
If you're a coreboot or flashrom newbie, this page is for you.
 
If you're a coreboot or flashrom newbie, this page is for you.
  
= flashrom =
+
== coreboot ==
  
The [[flashrom]] tool can read/write coreboot/BIOS images from/to flash chips.
+
=== AMD 740G information gathering ===
  
== Add timing info to flash chip definitions ==
+
(This project description is not finished yet)
  
Go through the list of flash chips in flashchips.c inside the flashrom source. For each chip (except SPI chips), read through the data sheets and add a comment to the flash chip definition which contains the timing information in microseconds(!) for the probe sequence.
+
If you have a board with AMD 740G chipset, please run (as root)
  
This will make probing a lot more reliable.
+
$ '''flashrom -V'''
 +
$ '''lspci -nnvvvxxxx'''
 +
$ '''superiotool -deV'''
 +
$ '''dmidecode'''
  
Every annotated chip helps.
+
and mail the output to the [[Mailinglist|coreboot mailing list]] together with the exact model number/name of your board.
  
== Add the bus type to flash chip definitions ==
+
This helps us evaluate which boards are good targets for coreboot.
  
Go through the list of flash chips in flashchips.c inside the flashrom source. Look for chip definitions which have .bustype = CHIP_BUSTYPE_NONSPI and look at their data sheets. Read the data sheets and try to figure out the flash bus they use (Parallel/LPC/FWH/SPI). Change the bustype field to CHIP_BUSTYPE_PARALLEL etc. and post a patch to the list.
+
Here are some boards:
  
This will make probing faster and more reliable.
+
* http://www.czechcomputer.cz/cat_tree.jsp?bpath=Z%C3%A1kladn%C3%AD+desky\Socket+AM2%2B\AMD+740G
  
Even a single updated chip helps.
+
=== Use CBFS wherever possible ===
  
[[Flashrom#Communication_bus_protocol]] has a writeup on how to figure out the bus type.
+
* '''src/cpu/amd/model_lx/vsmsetup.c''' is a very good candidate. The VSM blobs should be loaded from [[CBFS]].
  
== Add new flash chip definitions ==
+
== Payloads ==
  
We have a few dozen chip IDs listed in flash.h, but not in flashchips.c. Find them, dig up the data sheets and add chip definitions for them to flashchips.c. You can use similar flash chips as a guideline.
+
coreboot can use a number of different [[Payloads|payloads]].
  
This will reduce the number of undetected chips.
+
=== Add/test new supported payloads ===
  
Every added chip broadens flashrom support.
+
* Test syslinux (probably requires [[SeaBIOS]] in addition, needs to be checked).
 +
* Port [[GPXE]] to "native" coreboot (it works fine together with [[SeaBIOS]] though).
  
== Test flashrom ==
+
== flashrom ==
  
If you have a desktop (no laptops/notebooks/netbooks), please run
+
The [[flashrom]] tool can read/write coreboot/BIOS images from/to flash chips.
flashrom
+
and check if it finds your flash chip. If it does and any of the operations are listed as unsupported, we'd like to hear about it. If your flash chip is not found, we'd like to hear about it as well.
+
  
In both cases, please send the output of
+
* See [http://flashrom.org/Easy_projects flashrom's Easy Projects] list for details.
flashrom -V
+
to the coreboot [[Mailinglist|mailing list]] (preferred) or to [mailto:flashrom@coreboot.org flashrom@coreboot.org]
+
 
+
= coreboot =
+
 
+
I'll skip explaining what coreboot is. The whole wiki is about this topic and I can't summarize it in one sentence.
+
 
+
== coreboot v2 ==
+
 
+
The workhorse version of coreboot. Lots of supported boards, but difficult to work with.
+
 
+
TODO: Add easy tasks here.
+
 
+
== coreboot v3 ==
+
 
+
The next generation version of coreboot. Few supported boards, still in the design testing phase, easy to work with.
+
 
+
TODO: Add easy tasks here.
+
 
+
= Payloads =
+
 
+
coreboot can use a number of different [[Payloads|payloads]].
+
 
+
== Add/test new supported payloads ==
+
 
+
* Test syslinux (probably requires [[SeaBIOS]] in addition, needs to be checked).
+
* Port [[GPXE]] to "native" coreboot (it works fine together with [[SeaBIOS]] though).
+
  
= Other =
+
== Other ==
  
* Add support for using coreboot in VirtualBox.
+
* Add [http://tracker.coreboot.org/trac/coreboot/ticket/95 support for using coreboot in VirtualBox].

Revision as of 17:01, 19 September 2010

You probably came here trying to find a small (minutes to hours) and easy task where you can get your hands dirty and get results immediately.

If you're a coreboot or flashrom newbie, this page is for you.

coreboot

AMD 740G information gathering

(This project description is not finished yet)

If you have a board with AMD 740G chipset, please run (as root)

$ flashrom -V
$ lspci -nnvvvxxxx
$ superiotool -deV
$ dmidecode

and mail the output to the coreboot mailing list together with the exact model number/name of your board.

This helps us evaluate which boards are good targets for coreboot.

Here are some boards:

Use CBFS wherever possible

  • src/cpu/amd/model_lx/vsmsetup.c is a very good candidate. The VSM blobs should be loaded from CBFS.

Payloads

coreboot can use a number of different payloads.

Add/test new supported payloads

  • Test syslinux (probably requires SeaBIOS in addition, needs to be checked).
  • Port GPXE to "native" coreboot (it works fine together with SeaBIOS though).

flashrom

The flashrom tool can read/write coreboot/BIOS images from/to flash chips.

Other