MSI JSPI1

From coreboot
Revision as of 16:20, 6 November 2011 by Jakllsch (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

JSPI1 is a 5×2 2.0mm pitch pin header on many MSI motherboards. It is used to recover from bad boot ROM images. Specifically, it appears to be used to connect an alternate ROM with a working image. Pull the #HOLD line low to deselect the onboard SPI ROM, allowing another SPI ROM to take its place on the bus.

JSPI1
name pin pin name
3VSB 1 2 3VSB
MISO 3 4 MOSI
#SS 5 6 SCLK
GND 7 8 GND
#HOLD 9 10 NC
name function
3VSB standby 3.3V
MISO SPI Master In/Slave Out
MOSI SPI Master Out/Slave In
#SS SPI Slave (Chip) Select (active low)
SCLK SPI Clock
GND ground/common
#HOLD SPI hold (active low)
NC Not Connected (no pin)

Template:Cc-by-3.0