Difference between revisions of "Mitac 6513WU"

From coreboot
Jump to: navigation, search
m
(→‎Building coreboot)
 
(7 intermediate revisions by 3 users not shown)
Line 1: Line 1:
−
This page describes how to use coreboot on the [http://web.archive.org/web/20050313054828/http://www.mitac.com/micweb/products/tyan/6513wu/6513wu.htm Mitac 6513WU] board.
+
[[File:mitac-6513wu.jpeg|thumb|right|Mitac 6513WU mainboard]]
  
−
== Status ==
+
This page describes how to use coreboot on the [http://www.motherboards.org/files/manuals/78/6513WU.pdf Mitac 6513WU] board.
  
 +
A sample [http://www.coreboot.org/pipermail/coreboot/2009-July/050525.html boot log] of the board running coreboot is available.
 +
 +
== Status ==
  
 
{{Status|
 
{{Status|
  
−
|CPU_status =  
+
|CPU_status = OK
−
|CPU_L1_status =  
+
|CPU_L1_status = OK
 
|CPU_L1_comments =  
 
|CPU_L1_comments =  
−
|CPU_L2_status =  
+
|CPU_L2_status = OK
−
|CPU_L3_status =  
+
|CPU_L3_status = N/A
 
|CPU_multiple_status = N/A
 
|CPU_multiple_status = N/A
 
|CPU_multicore_status = N/A
 
|CPU_multicore_status = N/A
Line 17: Line 20:
 
|RAM_EDO_status = N/A
 
|RAM_EDO_status = N/A
 
|RAM_SDRAM_status = WIP
 
|RAM_SDRAM_status = WIP
−
|RAM_SDRAM_comments = Single-sided DIMMs in slot 0 should work fine. Other combinations may or may not work, this is WIP.
+
|RAM_SDRAM_comments = Works with a double-sided 256 MB DIMM (Infineon HYS64V32220GU-7-C2). Single-sided DIMMs in slot 0 should work fine. Other combinations may or may not work, this is WIP.
 
|RAM_SODIMM_status = N/A
 
|RAM_SODIMM_status = N/A
 
|RAM_DDR_status = N/A
 
|RAM_DDR_status = N/A
 
|RAM_DDR2_status = N/A
 
|RAM_DDR2_status = N/A
 
|RAM_DDR3_status = N/A
 
|RAM_DDR3_status = N/A
−
|RAM_dualchannel_status =  
+
|RAM_dualchannel_status = N/A
−
|RAM_ecc_status =  
+
|RAM_ecc_status = N/A
  
−
|IDE_status =  
+
|IDE_status = OK
 
|IDE_25_status = N/A
 
|IDE_25_status = N/A
 
|SATA_status = N/A
 
|SATA_status = N/A
−
|USB_status =  
+
|USB_status = OK
 
|USB_comments =  
 
|USB_comments =  
 
|Onboard_VGA_status = Untested
 
|Onboard_VGA_status = Untested
Line 34: Line 37:
 
|Onboard_ethernet_status = N/A
 
|Onboard_ethernet_status = N/A
 
|Onboard_audio_status =  
 
|Onboard_audio_status =  
−
|Onboard_modem_status = Untested
+
|Onboard_modem_status = N/A
 
|Onboard_firewire_status = N/A
 
|Onboard_firewire_status = N/A
 
|Smartcard_status = N/A
 
|Smartcard_status = N/A
Line 42: Line 45:
  
 
|ISA_cards_status = N/A
 
|ISA_cards_status = N/A
−
|AMR_cards_status =  
+
|AMR_cards_status = N/A
 
|Mini_PCI_cards_status = N/A
 
|Mini_PCI_cards_status = N/A
 
|PCIX_cards_status = N/A
 
|PCIX_cards_status = N/A
 
|AGP_cards_status = N/A
 
|AGP_cards_status = N/A
−
|PCI_cards_status =  
+
|PCI_cards_status = OK
−
|PCI_cards_comments =  
+
|PCI_cards_comments = Tested slots PCI2, PCI4 (numbered from edge of board)
 
|PCIX_cards_status = N/A
 
|PCIX_cards_status = N/A
 
|PCIE_x1_status = N/A
 
|PCIE_x1_status = N/A
Line 58: Line 61:
  
 
|Floppy_status = Untested
 
|Floppy_status = Untested
−
|COM1_status =  
+
|COM1_status = OK
−
|COM2_status = Untested
+
|COM2_status = N/A
−
|PP_status =  
+
|PP_status = OK
 
|PP_comments =  
 
|PP_comments =  
−
|PS2_keyboard_status =  
+
|PS2_keyboard_status = Untested
−
|PS2_mouse_status =  
+
|PS2_mouse_status = Untested
−
|Game_port_status =  
+
|Game_port_status = Untested
 
|Game_port_comments =  
 
|Game_port_comments =  
−
|IR_status =  
+
|IR_status = N/A
−
|Speaker_status =  
+
|Speaker_status = N/A
 
|Speaker_comments =  
 
|Speaker_comments =  
 
|DiskOnChip_status = N/A
 
|DiskOnChip_status = N/A
Line 75: Line 78:
 
|Watchdog_status =  
 
|Watchdog_status =  
 
|Watchdog_comments =  
 
|Watchdog_comments =  
−
|SMBus_status = N/A
+
|SMBus_status =  
 
|CAN_bus_status = N/A
 
|CAN_bus_status = N/A
 
|CPUfreq_status = Untested
 
|CPUfreq_status = Untested
Line 81: Line 84:
 
|ACPI_status = No
 
|ACPI_status = No
 
|ACPI_comments = There is no ACPI implementation for this board, yet.
 
|ACPI_comments = There is no ACPI implementation for this board, yet.
−
|Reboot_status =  
+
|Reboot_status = OK
−
|Poweroff_status =  
+
|Poweroff_status = No
 
|Poweroff_comments = Probably needs ACPI in order to work.
 
|Poweroff_comments = Probably needs ACPI in order to work.
−
|LEDs_status =  
+
|LEDs_status = N/A
 
|HPET_status =  
 
|HPET_status =  
−
|RNG_status =  
+
|RNG_status = OK
 
|WakeOnModem_status = Untested
 
|WakeOnModem_status = Untested
 
|WakeOnLAN_status = Untested
 
|WakeOnLAN_status = Untested
Line 92: Line 95:
 
|WakeOnMouse_status = Untested
 
|WakeOnMouse_status = Untested
 
|Smartcard_status = N/A
 
|Smartcard_status = N/A
−
|Flashrom_status =  
+
|Flashrom_status = OK
 
|Flashrom_comments =  
 
|Flashrom_comments =  
  
 
}}
 
}}
  
−
== Building coreboot ==
+
== Hardware ==
  
−
$ svn co svn://coreboot.org/repos/trunk/coreboot-v2
+
'''lspci -tvnn'''
−
$ cd coreboot-v2/targets
+
−
$ ./buildtarget mitac/6513wu
+
−
$ cd mitac/6513wu/6513wu
+
  
−
Now copy your desired [[Payloads|payload]] into the current directory and name it '''payload.elf'''. Then:
+
-[0000:00]-+-00.0  Intel Corporation 82810E DC-133 (GMCH) Graphics Memory Controller Hub
 +
            +-01.0  Intel Corporation 82810E DC-133 (CGC) Chipset Graphics Controller
 +
            +-1e.0-[0000:01]--+-05.0  ESS Technology ES1988 Allegro-1
 +
            |                 +-09.0  Advanced Micro Devices [AMD] 79c978 [HomePNA]
 +
            |                \-0a.0  PCTel Inc HSP MicroModem 56
 +
            +-1f.0  Intel Corporation 82801AA ISA Bridge (LPC)
 +
            +-1f.1  Intel Corporation 82801AA IDE Controller
 +
            +-1f.2  Intel Corporation 82801AA USB Controller
 +
            \-1f.3  Intel Corporation 82801AA SMBus Controller
  
−
$ make
+
== Building coreboot ==
−
 
+
−
Finally, prepend the VGA BIOS image (32 KB) to get your final coreboot image:
+
−
 
+
−
$ cat ''vga.bin'' coreboot.rom > coreboot_final.rom
+
−
 
+
−
(replace ''vga.bin'' with the file name of your VGA BIOS image)
+
  
−
You can now flash the resulting '''coreboot_final.rom''' on a ROM chip using [[Flashrom]].
+
See the [[Build HOWTO]] for information on how to build coreboot for this board.
  
  
 
{{PD-self}}
 
{{PD-self}}

Latest revision as of 08:21, 5 May 2010

Mitac 6513WU mainboard

This page describes how to use coreboot on the Mitac 6513WU board.

A sample boot log of the board running coreboot is available.

Status

Device/functionality Status Comments
CPU
CPU works OK
L1 cache enabled OK
L2 cache enabled OK
L3 cache enabled N/A
Multiple CPU support N/A
Multi-core support N/A
Hardware virtualization N/A
RAM
EDO N/A
SDRAM WIP Works with a double-sided 256 MB DIMM (Infineon HYS64V32220GU-7-C2). Single-sided DIMMs in slot 0 should work fine. Other combinations may or may not work, this is WIP.
SO-DIMM N/A
DDR N/A
DDR2 N/A
DDR3 N/A
Dual channel support N/A
ECC support N/A
On-board Hardware
On-board IDE 3.5" OK
On-board IDE 2.5" N/A
On-board SATA N/A
On-board SCSI N/A
On-board USB OK
On-board VGA Untested Needs a small patch for now (?)
On-board ethernet N/A
On-board audio
On-board modem N/A
On-board FireWire N/A
On-board smartcard reader N/A
On-board CompactFlash N/A
On-board PCMCIA N/A
Add-on slots/cards
ISA add-on cards N/A
Audio/Modem-Riser (AMR/CNR) cards N/A
PCI add-on cards OK Tested slots PCI2, PCI4 (numbered from edge of board)
Mini-PCI add-on cards N/A
PCI-X add-on cards N/A
AGP graphics cards N/A
PCI Express x1 add-on cards N/A
PCI Express x2 add-on cards N/A
PCI Express x4 add-on cards N/A
PCI Express x8 add-on cards N/A
PCI Express x16 add-on cards N/A
PCI Express x32 add-on cards N/A
HTX add-on cards N/A
Legacy / Super I/O
Floppy Untested
Serial port 1 (COM1) OK
Serial port 2 (COM2) N/A
Parallel port OK
PS/2 keyboard Untested
PS/2 mouse Untested
Game port Untested
Infrared N/A
PC speaker N/A
DiskOnChip N/A
Miscellaneous
Sensors / fan control
Hardware watchdog
SMBus
CAN bus N/A
CPU frequency scaling Untested
Other powersaving features N/A
ACPI No There is no ACPI implementation for this board, yet.
Reboot OK
Poweroff No Probably needs ACPI in order to work.
Suspend Unknown
Nonstandard LEDs N/A
High precision event timers (HPET)
Random number generator (RNG) OK
Wake on modem ring Untested
Wake on LAN Untested
Wake on keyboard Untested
Wake on mouse Untested
Flashrom OK

Hardware

lspci -tvnn 

-[0000:00]-+-00.0  Intel Corporation 82810E DC-133 (GMCH) Graphics Memory Controller Hub
           +-01.0  Intel Corporation 82810E DC-133 (CGC) Chipset Graphics Controller
           +-1e.0-[0000:01]--+-05.0  ESS Technology ES1988 Allegro-1
           |                 +-09.0  Advanced Micro Devices [AMD] 79c978 [HomePNA]
           |                 \-0a.0  PCTel Inc HSP MicroModem 56
           +-1f.0  Intel Corporation 82801AA ISA Bridge (LPC)
           +-1f.1  Intel Corporation 82801AA IDE Controller
           +-1f.2  Intel Corporation 82801AA USB Controller
           \-1f.3  Intel Corporation 82801AA SMBus Controller

Building coreboot

See the Build HOWTO for information on how to build coreboot for this board.


Public domain I, the copyright holder of this work, hereby release it into the public domain. This applies worldwide.

In case this is not legally possible:
I grant anyone the right to use this work for any purpose, without any conditions, unless such conditions are required by law.

Retrieved from "http://www.coreboot.org/index.php?title=Mitac_6513WU&oldid=9629"