Difference between revisions of "Shuttle SN25P"

From coreboot
Jump to: navigation, search
m (fix text)
m (small adds)
Line 14: Line 14:
 
* ITE IT8712F Super I/O
 
* ITE IT8712F Super I/O
 
* AMD Opteron 165 dual core Socket 939
 
* AMD Opteron 165 dual core Socket 939
 +
* 2 * 1 GB PC-3200 DDR-SDRAM
  
 
Additionally:
 
Additionally:
 
* [http://www.ioss.com.tw/web/English/RD1BIOSSavior.html RD1 PMC4 BIOS Savior]
 
* [http://www.ioss.com.tw/web/English/RD1BIOSSavior.html RD1 PMC4 BIOS Savior]
* PMC Pm49FL004 spare flash chips for work and backup
+
* PMC Pm49FL004T-33JC spare flash chips for work and backup
  
 
OK:
 
OK:
Line 23: Line 24:
 
* Serial console
 
* Serial console
 
* Coreboot runs
 
* Coreboot runs
* Load & run payload (tested OK: filo & memtest86)
+
* Load & run payload (tested OK: EtherBoot, coreinfo, filo & memtest86)
 
* Filo loads a kernel & jump to its entry point
 
* Filo loads a kernel & jump to its entry point
* Kernel start to boot and hang at the console handling code, right after "Detected 1800.234 MHz processor."
+
* Kernel start to boot and hang at the console handling code, right after "Detected 1800.234 MHz processor.", trying to acquire_console_sem()
  
 
NOK:
 
NOK:
Line 34: Line 35:
  
 
Files:
 
Files:
* Config.lb - should be OK too
+
* Config.lb - should be OK
 +
* irq_tables.c - should be OK
 
* mptable.c - should be OK, linux kernel apic=debug output is identical as with legacy BIOS
 
* mptable.c - should be OK, linux kernel apic=debug output is identical as with legacy BIOS
* irq_tables.c - should be OK too
+
* get_bus_conf.c - should be OK (be careful to look for PCI busses enumeration order differences between coreboot and legacy BIOS. Don't blindly try to replicate what lspci over BIOS is telling you, look at what coreboot debug info is showing for PCI busses enumeration)
* get_bus_conf.c - should be OK too (be careful to look for PCI busses enumeration order differences between coreboot and legacy BIOS. Don't blindly try to replicate what lspci over BIOS is telling you, look at what coreboot debug info is showing for PCI busses enumeration)
+
  
 
Information gathering:
 
Information gathering:
 +
* /proc/interrupts
 
* getpir - infos for irq_tables.c & mptable.c
 
* getpir - infos for irq_tables.c & mptable.c
 
* mptable - infos for mptable.c
 
* mptable - infos for mptable.c
 
* superiotool - infos for Config.lb device tree
 
* superiotool - infos for Config.lb device tree
* lspci -tnvv - PCI bus tree
+
* lspci -tnvv - PCI bus tree from legacy BIOS
 
* lspci -vvvxx - PCI devices informations
 
* lspci -vvvxx - PCI devices informations
 
* setpci -s 0:0:1.0 7c.L - infos for "Initialize interrupt mapping" in mptable.c
 
* setpci -s 0:0:1.0 7c.L - infos for "Initialize interrupt mapping" in mptable.c
Line 52: Line 54:
 
* Make it boot to Xorg
 
* Make it boot to Xorg
 
* Test onboard HW: SATA, CDROM, USB, Firewire, mouse, keyboard, audio, fan & temperature control
 
* Test onboard HW: SATA, CDROM, USB, Firewire, mouse, keyboard, audio, fan & temperature control
* PCIe GFX & ethernet
+
* PCIe-x16 GFX & ethernet
 
* HPET
 
* HPET
 
* ACPI
 
* ACPI
Line 64: Line 66:
 
*** apic=debug
 
*** apic=debug
 
*** acpi=off
 
*** acpi=off
 +
*** debug
 +
*** irqpoll
 +
*** hpet=force
 +
*** maxcpus=1
 +
*** mem=64M
 +
*** loglevel=8
 
*** console=tty0
 
*** console=tty0
 
*** console=ttyS0,115200
 
*** console=ttyS0,115200
 
*** earlycon=uart8250,io,0x3f8
 
*** earlycon=uart8250,io,0x3f8
*** debug
 
 
*** earlyprintk=serial,ttyS0,115200
 
*** earlyprintk=serial,ttyS0,115200
*** loglevel=8
 
*** irqpoll
 
 
** To test:
 
** To test:
*** maxcpus=1
 
*** mem=256M
 
 
*** noapic
 
*** noapic
 
*** parport=0
 
*** parport=0
*** hpet=
 
 
*** lapic
 
*** lapic
 
*** disable_8254_timer
 
*** disable_8254_timer
 
*** enable_8254_timer
 
*** enable_8254_timer

Revision as of 14:56, 6 September 2008

This is just a work-in-progress status page, the port is not functional yet.


Linux kernel hangs in tty_io.c console_init() and as VGA is not working...


I started my work on Shuttle SN25P motherboard by looking at supported mainboards page, chose a supported one that has similar hardware (Asus A8N-E)

Uwe told me where to start modifiying the code to adapt it to motherboard specificities, and more importantly, where to find the information to put in place.

Hardware:

  • AMD K8 Northbridge
  • NVIDIA CK804 Southbridge
  • ITE IT8712F Super I/O
  • AMD Opteron 165 dual core Socket 939
  • 2 * 1 GB PC-3200 DDR-SDRAM

Additionally:

OK:

  • flashrom from linux over legacy BIOS
  • Serial console
  • Coreboot runs
  • Load & run payload (tested OK: EtherBoot, coreinfo, filo & memtest86)
  • Filo loads a kernel & jump to its entry point
  • Kernel start to boot and hang at the console handling code, right after "Detected 1800.234 MHz processor.", trying to acquire_console_sem()

NOK:

  • VGA (not in coreboot, not in filo, not in memtest86, not in linux kernel)
  • Keyboard (idem)
  • Etherboot (onboard nvidia ethernet adapter not properly configured by coreboot)
  • Network

Files:

  • Config.lb - should be OK
  • irq_tables.c - should be OK
  • mptable.c - should be OK, linux kernel apic=debug output is identical as with legacy BIOS
  • get_bus_conf.c - should be OK (be careful to look for PCI busses enumeration order differences between coreboot and legacy BIOS. Don't blindly try to replicate what lspci over BIOS is telling you, look at what coreboot debug info is showing for PCI busses enumeration)

Information gathering:

  • /proc/interrupts
  • getpir - infos for irq_tables.c & mptable.c
  • mptable - infos for mptable.c
  • superiotool - infos for Config.lb device tree
  • lspci -tnvv - PCI bus tree from legacy BIOS
  • lspci -vvvxx - PCI devices informations
  • setpci -s 0:0:1.0 7c.L - infos for "Initialize interrupt mapping" in mptable.c
  • setpci -s 0:0:1.0 80.L - infos for "Initialize interrupt mapping" in mptable.c
  • setpci -s 0:0:1.0 84.L - infos for "Initialize interrupt mapping" in mptable.c

TODO:

  • Make it boot to Xorg
  • Test onboard HW: SATA, CDROM, USB, Firewire, mouse, keyboard, audio, fan & temperature control
  • PCIe-x16 GFX & ethernet
  • HPET
  • ACPI
  • Etherboot for BCM - TG3 PCIe 1x addon card
  • LAB ? (may need bigger flash)
  • Other payloads

Notes:

  • Linux kernel command line options:
    • Used ones:
      • apic=debug
      • acpi=off
      • debug
      • irqpoll
      • hpet=force
      • maxcpus=1
      • mem=64M
      • loglevel=8
      • console=tty0
      • console=ttyS0,115200
      • earlycon=uart8250,io,0x3f8
      • earlyprintk=serial,ttyS0,115200
    • To test:
      • noapic
      • parport=0
      • lapic
      • disable_8254_timer
      • enable_8254_timer