[coreboot-gerrit] Patch merged into coreboot/master: 09dcbf0 inteltool: Add option to show differences in GPIO setup

gerrit at coreboot.org gerrit at coreboot.org
Mon Apr 1 22:39:07 CEST 2013


the following patch was just integrated into master:
commit 09dcbf0cdbae2e9a2b26f6753c290d8c70749bba
Author: Nico Huber <nico.h at gmx.de>
Date:   Mon Apr 1 15:08:04 2013 +0200

    inteltool: Add option to show differences in GPIO setup
    
    This adds an option -G, --gpio-diffs to inteltool, which shows GPIO settings
    that differ from platform defaults. For differing registers, the current,
    the default, and an xor of the default and the current value is printed. A
    follow-up commit will add defaults for the Cougar/Panther Point platform
    controller hubs. If you specify both, -g and -G on the command line, all
    GPIO registers will be printed interleaved with the diff.
    
    Here's a preview:
    
    $ ./inteltool -G
    CPU: Processor Type: 0, Family 6, Model 3a, Stepping 9
    Northbridge: 8086:0150 (unknown)
    Southbridge: 8086:1e4a (H77)
    
    ========== GPIO DIFFS ===========
    
    GPIOBASE = 0x0500 (IO)
    
    gpiobase+0x0000: 0xb96ba1fb (GPIO_USE_SEL)
    gpiobase+0x0000: 0xb96ba1ff (GPIO_USE_SEL) DEFAULT
    gpiobase+0x0000: 0x00000004 (GPIO_USE_SEL) DIFF
    
    gpiobase+0x0004: 0x06ff6efb (GP_IO_SEL)
    gpiobase+0x0004: 0xeeff6eff (GP_IO_SEL) DEFAULT
    gpiobase+0x0004: 0xe8000004 (GP_IO_SEL) DIFF
    
    gpiobase+0x000c: 0xe1f17f7e (GP_LVL)
    gpiobase+0x000c: 0x02fe0100 (GP_LVL) DEFAULT
    gpiobase+0x000c: 0xe30f7e7e (GP_LVL) DIFF
    
    gpiobase+0x002c: 0x00002000 (GPI_INV)
    gpiobase+0x002c: 0x00000000 (GPI_INV) DEFAULT
    gpiobase+0x002c: 0x00002000 (GPI_INV) DIFF
    
    gpiobase+0x0030: 0x0aff70ff (GPIO_USE_SEL2)
    gpiobase+0x0030: 0x020300ff (GPIO_USE_SEL2) DEFAULT
    gpiobase+0x0030: 0x08fc7000 (GPIO_USE_SEL2) DIFF
    
    gpiobase+0x0034: 0x15038ff2 (GP_IO_SEL2)
    gpiobase+0x0034: 0x1f57fff4 (GP_IO_SEL2) DEFAULT
    gpiobase+0x0034: 0x0a547006 (GP_IO_SEL2) DIFF
    
    gpiobase+0x0038: 0xb65e7f4f (GP_LVL2)
    gpiobase+0x0038: 0xa4aa0007 (GP_LVL2) DEFAULT
    gpiobase+0x0038: 0x12f47f48 (GP_LVL2) DIFF
    
    gpiobase+0x0040: 0x000001f3 (GPIO_USE_SEL3)
    gpiobase+0x0040: 0x00000130 (GPIO_USE_SEL3) DEFAULT
    gpiobase+0x0040: 0x000000c3 (GPIO_USE_SEL3) DIFF
    
    gpiobase+0x0044: 0x00000ef3 (GPIO_SEL3)
    gpiobase+0x0044: 0x00000ff0 (GPIO_SEL3) DEFAULT
    gpiobase+0x0044: 0x00000103 (GPIO_SEL3) DIFF
    
    gpiobase+0x0048: 0x00000dfc (GPIO_LVL3)
    gpiobase+0x0048: 0x000000c0 (GPIO_LVL3) DEFAULT
    gpiobase+0x0048: 0x00000d3c (GPIO_LVL3) DIFF
    
    gpiobase+0x0060: 0x00000000 (GP_RST_SEL1)
    gpiobase+0x0060: 0x01000000 (GP_RST_SEL1) DEFAULT
    gpiobase+0x0060: 0x01000000 (GP_RST_SEL1) DIFF
    
    $ ./inteltool -gG
    CPU: Processor Type: 0, Family 6, Model 3a, Stepping 9
    Northbridge: 8086:0150 (unknown)
    Southbridge: 8086:1e4a (H77)
    
    ============= GPIOS =============
    
    GPIOBASE = 0x0500 (IO)
    
    gpiobase+0x0000: 0xb96ba1fb (GPIO_USE_SEL)
    gpiobase+0x0000: 0xb96ba1ff (GPIO_USE_SEL) DEFAULT
    gpiobase+0x0000: 0x00000004 (GPIO_USE_SEL) DIFF
    gpiobase+0x0004: 0x06ff6efb (GP_IO_SEL)
    gpiobase+0x0004: 0xeeff6eff (GP_IO_SEL) DEFAULT
    gpiobase+0x0004: 0xe8000004 (GP_IO_SEL) DIFF
    gpiobase+0x0008: 0x00000000 (RESERVED)
    gpiobase+0x000c: 0xe1f17f7e (GP_LVL)
    gpiobase+0x000c: 0x02fe0100 (GP_LVL) DEFAULT
    gpiobase+0x000c: 0xe30f7e7e (GP_LVL) DIFF
    gpiobase+0x0010: 0x00000000 (RESERVED)
    gpiobase+0x0014: 0x00000000 (RESERVED)
    gpiobase+0x0018: 0x00040000 (GPO_BLINK)
    gpiobase+0x001c: 0x00000000 (GP_SER_BLINK)
    gpiobase+0x0020: 0x00080000 (GP_SB_CMDSTS)
    gpiobase+0x0024: 0x00000000 (GP_SB_DATA)
    gpiobase+0x0028: 0x0000     (GPI_NMI_EN)
    gpiobase+0x002a: 0x0000     (GPI_NMI_STS)
    gpiobase+0x002c: 0x00002000 (GPI_INV)
    gpiobase+0x002c: 0x00000000 (GPI_INV) DEFAULT
    gpiobase+0x002c: 0x00002000 (GPI_INV) DIFF
    gpiobase+0x0030: 0x0aff70ff (GPIO_USE_SEL2)
    gpiobase+0x0030: 0x020300ff (GPIO_USE_SEL2) DEFAULT
    gpiobase+0x0030: 0x08fc7000 (GPIO_USE_SEL2) DIFF
    gpiobase+0x0034: 0x15038ff2 (GP_IO_SEL2)
    gpiobase+0x0034: 0x1f57fff4 (GP_IO_SEL2) DEFAULT
    gpiobase+0x0034: 0x0a547006 (GP_IO_SEL2) DIFF
    gpiobase+0x0038: 0xb65e7f4f (GP_LVL2)
    gpiobase+0x0038: 0xa4aa0007 (GP_LVL2) DEFAULT
    gpiobase+0x0038: 0x12f47f48 (GP_LVL2) DIFF
    gpiobase+0x003c: 0x00000000 (RESERVED)
    gpiobase+0x0040: 0x000001f3 (GPIO_USE_SEL3)
    gpiobase+0x0040: 0x00000130 (GPIO_USE_SEL3) DEFAULT
    gpiobase+0x0040: 0x000000c3 (GPIO_USE_SEL3) DIFF
    gpiobase+0x0044: 0x00000ef3 (GPIO_SEL3)
    gpiobase+0x0044: 0x00000ff0 (GPIO_SEL3) DEFAULT
    gpiobase+0x0044: 0x00000103 (GPIO_SEL3) DIFF
    gpiobase+0x0048: 0x00000dfc (GPIO_LVL3)
    gpiobase+0x0048: 0x000000c0 (GPIO_LVL3) DEFAULT
    gpiobase+0x0048: 0x00000d3c (GPIO_LVL3) DIFF
    gpiobase+0x004c: 0x00000000 (RESERVED)
    gpiobase+0x0050: 0x00000000 (RESERVED)
    gpiobase+0x0054: 0x00000000 (RESERVED)
    gpiobase+0x0058: 0x00000000 (RESERVED)
    gpiobase+0x005c: 0x00000000 (RESERVED)
    gpiobase+0x0060: 0x00000000 (GP_RST_SEL1)
    gpiobase+0x0060: 0x01000000 (GP_RST_SEL1) DEFAULT
    gpiobase+0x0060: 0x01000000 (GP_RST_SEL1) DIFF
    gpiobase+0x0064: 0x00000000 (GP_RST_SEL2)
    gpiobase+0x0068: 0x00000000 (GP_RST_SEL3)
    gpiobase+0x006c: 0x00000000 (RESERVED)
    gpiobase+0x0070: 0x00000000 (RESERVED)
    gpiobase+0x0074: 0x00000000 (RESERVED)
    gpiobase+0x0078: 0x00000000 (RESERVED)
    gpiobase+0x007c: 0x00000000 (RESERVED)
    
    Change-Id: Ic77474c4bc0871e95103ddecd9f6a9406c8f016d
    Signed-off-by: Nico Huber <nico.h at gmx.de>
    Reviewed-on: http://review.coreboot.org/3000
    Reviewed-by: Paul Menzel <paulepanter at users.sourceforge.net>
    Tested-by: build bot (Jenkins)
    Reviewed-by: Stefan Reinauer <stefan.reinauer at coreboot.org>

Build-Tested: build bot (Jenkins) at Mon Apr  1 22:36:45 2013, giving +1
Reviewed-By: Stefan Reinauer <stefan.reinauer at coreboot.org> at Mon Apr  1 22:39:04 2013, giving +2
See http://review.coreboot.org/3000 for details.

-gerrit



More information about the coreboot-gerrit mailing list