[coreboot-gerrit] New patch to review for coreboot: 7f6a126 gm45: Allow skiping voltage config.

Vladimir Serbinenko (phcoder@gmail.com) gerrit at coreboot.org
Tue Aug 12 22:52:11 CEST 2014


Vladimir Serbinenko (phcoder at gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/6630

-gerrit

commit 7f6a1263a813e7c479bcd0d3f5171fc5509ba1e0
Author: Vladimir Serbinenko <phcoder at gmail.com>
Date:   Tue Aug 12 22:50:40 2014 +0200

    gm45: Allow skiping voltage config.
    
    Change-Id: I81b9966212d09d4d2561b3adc20d6d8a8a200f4b
    Signed-off-by: Vladimir Serbinenko <phcoder at gmail.com>
---
 src/mainboard/roda/rk9/romstage.c | 2 +-
 src/northbridge/intel/gm45/gm45.h | 2 +-
 src/northbridge/intel/gm45/pm.c   | 4 ++--
 3 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/src/mainboard/roda/rk9/romstage.c b/src/mainboard/roda/rk9/romstage.c
index d4bb56a..545bd58 100644
--- a/src/mainboard/roda/rk9/romstage.c
+++ b/src/mainboard/roda/rk9/romstage.c
@@ -179,7 +179,7 @@ void main(unsigned long bist)
 
 	raminit_thermal(&sysinfo);
 	init_igd(&sysinfo, 0, 1); /* Enable IGD, disable PEG. */
-	init_pm(&sysinfo);
+	init_pm(&sysinfo, 1);
 
 	i82801ix_dmi_setup();
 	gm45_late_init(sysinfo.stepping);
diff --git a/src/northbridge/intel/gm45/gm45.h b/src/northbridge/intel/gm45/gm45.h
index edcb56b..db64d86 100644
--- a/src/northbridge/intel/gm45/gm45.h
+++ b/src/northbridge/intel/gm45/gm45.h
@@ -408,7 +408,7 @@ void get_gmch_info(sysinfo_t *);
 void raminit(sysinfo_t *, int s3resume);
 void raminit_thermal(const sysinfo_t *);
 void init_igd(const sysinfo_t *, int no_igd, int no_peg);
-void init_pm(const sysinfo_t *);
+void init_pm(const sysinfo_t *, int do_freq_scaling_cfg);
 
 int raminit_read_vco_index(void);
 u32 raminit_get_rank_addr(unsigned int channel, unsigned int rank);
diff --git a/src/northbridge/intel/gm45/pm.c b/src/northbridge/intel/gm45/pm.c
index b9ac7f0..64bb37f 100644
--- a/src/northbridge/intel/gm45/pm.c
+++ b/src/northbridge/intel/gm45/pm.c
@@ -144,7 +144,7 @@ static void init_freq_scaling(const gmch_gfx_t sku, const int low_power_mode)
 	MCHBAR16(0x11b8 + 2) = 0x4000;
 }
 
-void init_pm(const sysinfo_t *const sysinfo)
+void init_pm(const sysinfo_t *const sysinfo, int do_freq_scaling_cfg)
 {
 	const stepping_t stepping = sysinfo->stepping;
 	const fsb_clock_t fsb = sysinfo->selected_timings.fsb_clock;
@@ -283,7 +283,7 @@ void init_pm(const sysinfo_t *const sysinfo)
 		MCHBAR32(0x44) &= ~(1 << 31); /* Was set above. */
 	}
 
-	if ((sysinfo->gfx_type != GMCH_PM45) &&
+	if ((sysinfo->gfx_type != GMCH_PM45) && do_freq_scaling_cfg &&
 			(sysinfo->gfx_type != GMCH_UNKNOWN))
 		init_freq_scaling(sysinfo->gfx_type,
 				  sysinfo->gs45_low_power_mode);



More information about the coreboot-gerrit mailing list