[coreboot-gerrit] Patch set updated for coreboot: d572b37 kontron/986lcd-m: Fix PCI interrupt routing.

Vladimir Serbinenko (phcoder@gmail.com) gerrit at coreboot.org
Sat Dec 6 12:01:08 CET 2014


Vladimir Serbinenko (phcoder at gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/7477

-gerrit

commit d572b37190d00105ece47a25d3747ca58a204258
Author: Vladimir Serbinenko <phcoder at gmail.com>
Date:   Sat Nov 15 20:40:04 2014 +0100

    kontron/986lcd-m: Fix PCI interrupt routing.
    
    The current interrupt routing shares interrupt 5 between LPC and PCI which
    isn't possible.
    
    Use IRQ 11 for all devices in PCI mode. Move conflicting LPC to free IRQ.
    
    Change-Id: I3ac8c2f19195ef6b07f4ee7dde64dd038d024126
    Signed-off-by: Vladimir Serbinenko <phcoder at gmail.com>
---
 src/mainboard/kontron/986lcd-m/devicetree.cb | 20 ++++++++++----------
 1 file changed, 10 insertions(+), 10 deletions(-)

diff --git a/src/mainboard/kontron/986lcd-m/devicetree.cb b/src/mainboard/kontron/986lcd-m/devicetree.cb
index dee2fda..6a5b221 100644
--- a/src/mainboard/kontron/986lcd-m/devicetree.cb
+++ b/src/mainboard/kontron/986lcd-m/devicetree.cb
@@ -13,14 +13,14 @@ chip northbridge/intel/i945
 		device pci 02.1 on end # display controller
 
                 chip southbridge/intel/i82801gx
-			register "pirqa_routing" = "0x05"
-			register "pirqb_routing" = "0x07"
-			register "pirqc_routing" = "0x05"
-			register "pirqd_routing" = "0x07"
-			register "pirqe_routing" = "0x80"
-			register "pirqf_routing" = "0x80"
-			register "pirqg_routing" = "0x80"
-			register "pirqh_routing" = "0x06"
+			register "pirqa_routing" = "0x0b"
+			register "pirqb_routing" = "0x0b"
+			register "pirqc_routing" = "0x0b"
+			register "pirqd_routing" = "0x0b"
+			register "pirqe_routing" = "0x0b"
+			register "pirqf_routing" = "0x0b"
+			register "pirqg_routing" = "0x0b"
+			register "pirqh_routing" = "0x0b"
 
 			# GPI routing
 			#  0 No effect (default)
@@ -101,11 +101,11 @@ chip northbridge/intel/i945
 					end
                                         device pnp 4e.2 on		# COM3
                                                  io 0x60 = 0x3e8
-                                                irq 0x70 = 11
+                                                irq 0x70 = 6
                                         end
                                         device pnp 4e.3 on		# COM4
                                                  io 0x60 = 0x2e8
-                                                irq 0x70 = 10
+                                                irq 0x70 = 6
 						irq 0xf1 = 4 # set IRMODE 0 # XXX not an irq
                                         end
 					device pnp 4e.5 off		# Keyboard



More information about the coreboot-gerrit mailing list