[coreboot-gerrit] New patch to review for coreboot: 555f9cb Intel/d945gclf: Non-local header treated as local

HAOUAS Elyes (ehaouas@noos.fr) gerrit at coreboot.org
Sun Jun 1 19:14:25 CEST 2014


HAOUAS Elyes (ehaouas at noos.fr) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/5911

-gerrit

commit 555f9cbe737d5e52824a76efb8c7ac9682f05da3
Author: Elyes <ehaouas at noos.fr>
Date:   Sun Jun 1 19:12:01 2014 +0200

    Intel/d945gclf: Non-local header treated as local
    
    Change-Id: Ideff06e041f97842d2b66ba4d8cc81262e256d9d
    Signed-off-by: Elyes <ehaouas at noos.fr>
---
 src/mainboard/intel/d945gclf/acpi_tables.c |  2 +-
 src/mainboard/intel/d945gclf/romstage.c    | 10 +++++-----
 src/mainboard/intel/d945gclf/smihandler.c  |  2 +-
 3 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/src/mainboard/intel/d945gclf/acpi_tables.c b/src/mainboard/intel/d945gclf/acpi_tables.c
index fba2b42..82aba40 100644
--- a/src/mainboard/intel/d945gclf/acpi_tables.c
+++ b/src/mainboard/intel/d945gclf/acpi_tables.c
@@ -34,7 +34,7 @@ extern const unsigned char AmlCode[];
 unsigned long acpi_create_slic(unsigned long current);
 #endif
 
-#include "southbridge/intel/i82801gx/nvs.h"
+#include <southbridge/intel/i82801gx/nvs.h>
 
 static void acpi_create_gnvs(global_nvs_t *gnvs)
 {
diff --git a/src/mainboard/intel/d945gclf/romstage.c b/src/mainboard/intel/d945gclf/romstage.c
index 69d4232..e50a8ef 100644
--- a/src/mainboard/intel/d945gclf/romstage.c
+++ b/src/mainboard/intel/d945gclf/romstage.c
@@ -27,14 +27,14 @@
 #include <cpu/x86/lapic.h>
 #include <lib.h>
 #include <cbmem.h>
-#include "superio/smsc/lpc47m15x/lpc47m15x.h"
+#include <superio/smsc/lpc47m15x/lpc47m15x.h>
 #include <pc80/mc146818rtc.h>
 #include <console/console.h>
 #include <cpu/x86/bist.h>
-#include "superio/smsc/lpc47m15x/early_serial.c"
-#include "northbridge/intel/i945/i945.h"
-#include "northbridge/intel/i945/raminit.h"
-#include "southbridge/intel/i82801gx/i82801gx.h"
+#include <superio/smsc/lpc47m15x/early_serial.c>
+#include <northbridge/intel/i945/i945.h>
+#include <northbridge/intel/i945/raminit.h>
+#include <southbridge/intel/i82801gx/i82801gx.h>
 
 #define SERIAL_DEV PNP_DEV(0x2e, W83627THG_SP1)
 
diff --git a/src/mainboard/intel/d945gclf/smihandler.c b/src/mainboard/intel/d945gclf/smihandler.c
index 0643ad9..2542a70 100644
--- a/src/mainboard/intel/d945gclf/smihandler.c
+++ b/src/mainboard/intel/d945gclf/smihandler.c
@@ -20,7 +20,7 @@
 #include <arch/io.h>
 #include <console/console.h>
 #include <cpu/x86/smm.h>
-#include "southbridge/intel/i82801gx/nvs.h"
+#include <southbridge/intel/i82801gx/nvs.h>
 
 /* The southbridge SMI handler checks whether gnvs has a
  * valid pointer before calling the trap handler



More information about the coreboot-gerrit mailing list