[coreboot-gerrit] Patch set updated for coreboot: 6e6bcf8 ibexpeak: Set .enable_resources properly.
Vladimir Serbinenko (phcoder@gmail.com)
gerrit at coreboot.org
Mon Mar 3 23:38:30 CET 2014
Vladimir Serbinenko (phcoder at gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/5326
-gerrit
commit 6e6bcf873d0b612bbdc916b950dcf0e12e247faf
Author: Vladimir Serbinenko <phcoder at gmail.com>
Date: Mon Mar 3 23:21:12 2014 +0100
ibexpeak: Set .enable_resources properly.
Without this memory decoding isn't activated which, in turn,
makes SeaBIOS crash.
Change-Id: I3dcc721b500ab7468e1082157eeeed38044462d0
Signed-off-by: Vladimir Serbinenko <phcoder at gmail.com>
---
src/southbridge/intel/ibexpeak/usb_ehci.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/src/southbridge/intel/ibexpeak/usb_ehci.c b/src/southbridge/intel/ibexpeak/usb_ehci.c
index 7dc7b03..21a257f 100644
--- a/src/southbridge/intel/ibexpeak/usb_ehci.c
+++ b/src/southbridge/intel/ibexpeak/usb_ehci.c
@@ -84,6 +84,7 @@ static struct pci_operations lops_pci = {
static struct device_operations usb_ehci_ops = {
.read_resources = pci_ehci_read_resources,
.set_resources = pci_dev_set_resources,
+ .enable_resources = pci_dev_enable_resources,
.init = usb_ehci_init,
.scan_bus = 0,
.ops_pci = &lops_pci,
More information about the coreboot-gerrit
mailing list