[coreboot-gerrit] Patch set updated for coreboot: 45e117b Rambi: Enable 32k SUSCLK signal

Aaron Durbin (adurbin@google.com) gerrit at coreboot.org
Mon May 12 22:20:14 CEST 2014


Aaron Durbin (adurbin at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/5019

-gerrit

commit 45e117b05c05f36d8f5ceb0109874f8dec43766c
Author: Bernie Thompson <bhthompson at chromium.org>
Date:   Fri Dec 13 15:30:57 2013 -0800

    Rambi: Enable 32k SUSCLK signal
    
    The SoC needs to provide a 32k clock signal SUSCLK for
    some modems to work properly, so this enables the signal.
    
    BUG=chrome-os-partner:24425
    TEST=Manual, check SUSCLK pin with a scope.
    
    Change-Id: I81fcc5a1fd27f4e1261fc761ea6eb017649acfa2
    Reviewed-on: https://chromium-review.googlesource.com/180101
    Reviewed-by: Aaron Durbin <adurbin at chromium.org>
    Commit-Queue: Bernie Thompson <bhthompson at chromium.org>
    Signed-off-by: Bernie Thompson <bhthompson at chromium.org>
    Tested-by: Bernie Thompson <bhthompson at chromium.org>
    Signed-off-by: Aaron Durbin <adurbin at chromium.org>
---
 src/mainboard/google/rambi/gpio.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/src/mainboard/google/rambi/gpio.c b/src/mainboard/google/rambi/gpio.c
index bbccaa9..235dc48 100644
--- a/src/mainboard/google/rambi/gpio.c
+++ b/src/mainboard/google/rambi/gpio.c
@@ -168,7 +168,7 @@ static const struct soc_gpio_map gpssus_gpio_map[] = {
 	GPIO_FUNC6,	/* S502 - TOUCH_INT# - INT */
 	GPIO_FUNC6,	/* S503 - LTE_WAKE_L# - INT */
 	GPIO_NC,	/* S504 - SOC_JTAG2_TDO (NC/PU) */
-	GPIO_NC,	/* S505 - SUS_CLK_WLAN (NC) */
+	GPIO_FUNC1,	/* S505 - SUS_CLK_WLAN (NC) */
 	GPIO_INPUT_PU,	/* S506 - PCH_SPI_WP */
 	GPIO_ACPI_SMI,	/* S507 - SOC_KBC_SMI - INT */
 	GPIO_NC,	/* S508 - NC */



More information about the coreboot-gerrit mailing list