[coreboot-gerrit] Patch set updated for coreboot: a4712c3 mainboard/*: Convert to generic ITE superio romstage component

Edward O'Callaghan (eocallaghan@alterapraxis.com) gerrit at coreboot.org
Fri May 23 20:26:15 CEST 2014


Edward O'Callaghan (eocallaghan at alterapraxis.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/5737

-gerrit

commit a4712c38f1791c11b4dc5a7c62acdc81a6af0996
Author: Edward O'Callaghan <eocallaghan at alterapraxis.com>
Date:   Wed May 14 19:15:08 2014 +1000

    mainboard/*: Convert to generic ITE superio romstage component
    
    Convert mainboard's that use model specific romstage functions of
    it8712f to the generic framework by following the reasoning of:
    
    a7d14a1 ite/common: Introduce common watchdog and 3.3V VSB helpers
    
    Change-Id: I1485306a951103c9a4bc0dbe87c416c91f46c36f
    Signed-off-by: Edward O'Callaghan <eocallaghan at alterapraxis.com>
---
 src/mainboard/asus/m2v-mx_se/romstage.c     | 4 ++--
 src/mainboard/asus/m2v/romstage.c           | 4 ++--
 src/mainboard/asus/m4a78-em/romstage.c      | 2 +-
 src/mainboard/asus/m4a785-m/romstage.c      | 2 +-
 src/mainboard/technexion/tim5690/romstage.c | 2 +-
 src/mainboard/technexion/tim8690/romstage.c | 2 +-
 6 files changed, 8 insertions(+), 8 deletions(-)

diff --git a/src/mainboard/asus/m2v-mx_se/romstage.c b/src/mainboard/asus/m2v-mx_se/romstage.c
index 0085bb4..92ff34e 100644
--- a/src/mainboard/asus/m2v-mx_se/romstage.c
+++ b/src/mainboard/asus/m2v-mx_se/romstage.c
@@ -129,8 +129,8 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
 	struct sys_info *sysinfo = &sysinfo_car;
 
 	ite_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
-	it8712f_kill_watchdog();
-	it8712f_enable_3vsbsw();
+	ite_kill_watchdog();
+	ite_enable_3vsbsw();
 	console_init();
 	enable_rom_decode();
 
diff --git a/src/mainboard/asus/m2v/romstage.c b/src/mainboard/asus/m2v/romstage.c
index acf8f91..3bbfb28 100644
--- a/src/mainboard/asus/m2v/romstage.c
+++ b/src/mainboard/asus/m2v/romstage.c
@@ -227,12 +227,12 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
 
 	ite_conf_clkin(CLKIN_DEV, ITE_UART_CLK_PREDIVIDE_24);
 	ite_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
-	it8712f_kill_watchdog();
+	ite_kill_watchdog();
 	console_init();
 	enable_rom_decode();
 	m2v_bus_init();
 	m2v_it8712f_gpio_init();
-	it8712f_enable_3vsbsw();
+	ite_enable_3vsbsw();
 
 	printk(BIOS_INFO, "now booting... \n");
 
diff --git a/src/mainboard/asus/m4a78-em/romstage.c b/src/mainboard/asus/m4a78-em/romstage.c
index 93810d2..38f97b0 100644
--- a/src/mainboard/asus/m4a78-em/romstage.c
+++ b/src/mainboard/asus/m4a78-em/romstage.c
@@ -99,7 +99,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
 	sb7xx_51xx_lpc_init();
 
 	ite_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
-	it8712f_kill_watchdog();
+	ite_kill_watchdog();
 
 	console_init();
 
diff --git a/src/mainboard/asus/m4a785-m/romstage.c b/src/mainboard/asus/m4a785-m/romstage.c
index b360636..14665eb 100644
--- a/src/mainboard/asus/m4a785-m/romstage.c
+++ b/src/mainboard/asus/m4a785-m/romstage.c
@@ -99,7 +99,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
 	sb7xx_51xx_lpc_init();
 
 	ite_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
-	it8712f_kill_watchdog();
+	ite_kill_watchdog();
 
 	console_init();
 
diff --git a/src/mainboard/technexion/tim5690/romstage.c b/src/mainboard/technexion/tim5690/romstage.c
index 35351b1..fa37395 100644
--- a/src/mainboard/technexion/tim5690/romstage.c
+++ b/src/mainboard/technexion/tim5690/romstage.c
@@ -89,7 +89,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
 	sb600_lpc_init();
 
 	ite_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
-	it8712f_kill_watchdog();
+	ite_kill_watchdog();
 
 	console_init();
 
diff --git a/src/mainboard/technexion/tim8690/romstage.c b/src/mainboard/technexion/tim8690/romstage.c
index 7455df2..9010c4b 100644
--- a/src/mainboard/technexion/tim8690/romstage.c
+++ b/src/mainboard/technexion/tim8690/romstage.c
@@ -84,7 +84,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
 	sb600_lpc_init();
 
 	ite_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
-	it8712f_kill_watchdog();
+	ite_kill_watchdog();
 
 	console_init();
 



More information about the coreboot-gerrit mailing list