[coreboot-gerrit] New patch to review for coreboot: daa64ad mainboard/lenovo/g505s/devicetree.cb: Disable pci 14.4 bridge

Edward O'Callaghan (eocallaghan@alterapraxis.com) gerrit at coreboot.org
Fri Nov 28 10:39:42 CET 2014


Edward O'Callaghan (eocallaghan at alterapraxis.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/7593

-gerrit

commit daa64ad12b1f337b30b8e37f235336e1752b9470
Author: Edward O'Callaghan <eocallaghan at alterapraxis.com>
Date:   Fri Nov 28 20:36:36 2014 +1100

    mainboard/lenovo/g505s/devicetree.cb: Disable pci 14.4 bridge
    
    14.4 does not seem to be writed on the board even though it is
    enabled in the vendor BIOS. Disable as it seems to help with S3
    working for some reason. It is also a bad idea to drive unconnected
    pins.
    
    Change-Id: Ibd95e3fb4bed6a9ff7d98e76c07139c81b4e4df5
    Signed-off-by: Edward O'Callaghan <eocallaghan at alterapraxis.com>
---
 src/mainboard/lenovo/g505s/devicetree.cb | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/src/mainboard/lenovo/g505s/devicetree.cb b/src/mainboard/lenovo/g505s/devicetree.cb
index 4dc4a14..cc0bedc 100644
--- a/src/mainboard/lenovo/g505s/devicetree.cb
+++ b/src/mainboard/lenovo/g505s/devicetree.cb
@@ -64,7 +64,7 @@ chip northbridge/amd/agesa/family15rl/root_complex
 						device pnp ff.1 on end # dummy address
 					end
 				end
-				device pci 14.4 on  end # FCH PCI Bridge [1022:780f]
+				device pci 14.4 off end # FCH PCI Bridge [1022:780f] (disabled for S3 to work)
 				device pci 14.5 off end # USB 2
 				device pci 14.6 off end # Gec
 				device pci 14.7 off end # SD



More information about the coreboot-gerrit mailing list