[coreboot-gerrit] New patch to review for coreboot: b4b625a Baytrail_fsp: Add new microcode for Baytrail M

Werner Zeh (werner.zeh@siemens.com) gerrit at coreboot.org
Tue Feb 10 10:20:29 CET 2015


Werner Zeh (werner.zeh at siemens.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8399

-gerrit

commit b4b625a1f6d24707e57a621e659fb6b15b54d05d
Author: Werner Zeh <werner.zeh at siemens.com>
Date:   Tue Feb 10 10:16:12 2015 +0100

    Baytrail_fsp: Add new microcode for Baytrail M
    
    Add a new microcode for Baytrail M D0 stepping used
    in cpu N2807 silicon.
    
    Change-Id: I373fc9b535f1dc97eaa9f76ae46f0b69b247a8a0
    Signed-off-by: Werner Zeh <werner.zeh at siemens.com>
---
 src/soc/intel/fsp_baytrail/microcode/microcode_blob.c | 3 ++-
 src/soc/intel/fsp_baytrail/microcode/microcode_size.h | 2 +-
 2 files changed, 3 insertions(+), 2 deletions(-)

diff --git a/src/soc/intel/fsp_baytrail/microcode/microcode_blob.c b/src/soc/intel/fsp_baytrail/microcode/microcode_blob.c
index 709ff92..527550d 100644
--- a/src/soc/intel/fsp_baytrail/microcode/microcode_blob.c
+++ b/src/soc/intel/fsp_baytrail/microcode/microcode_blob.c
@@ -19,10 +19,11 @@
 
 unsigned microcode[] = {
 
-/* Region size is 0x30000 - update in microcode_size.h if it gets larger. */
+/* Region size is 0x3CC00 - update in microcode_size.h if it gets larger. */
 #include "M0230672228.h"  // M0230672: Baytrail "Super SKU" B0/B1
 #include "M0130673322.h"  // M0130673: Baytrail I B2 / B3
 #include "M0130679901.h"  // M0130679: Baytrail I D0
+#include "M0C30678829.h"  // M0C30678: Baytrail M D Stepping
 
 	/*  Dummy terminator  */
 	0x0, 0x0, 0x0, 0x0,
diff --git a/src/soc/intel/fsp_baytrail/microcode/microcode_size.h b/src/soc/intel/fsp_baytrail/microcode/microcode_size.h
index ec55314..51453f0 100644
--- a/src/soc/intel/fsp_baytrail/microcode/microcode_size.h
+++ b/src/soc/intel/fsp_baytrail/microcode/microcode_size.h
@@ -1,2 +1,2 @@
 /* Maximum size of the area that the FSP will search for the correct microcode */
-#define MICROCODE_REGION_LENGTH 0x30000
+#define MICROCODE_REGION_LENGTH 0x3CC00



More information about the coreboot-gerrit mailing list