[coreboot-gerrit] Patch merged into coreboot/master: 31818c9 ryu: Add support for full LPDDR3 SDRAM BCT init via BootROM
gerrit at coreboot.org
gerrit at coreboot.org
Fri Mar 13 00:04:07 CET 2015
the following patch was just integrated into master:
commit 31818c98afae06ba77df383bfa013f9ede16430d
Author: Tom Warren <twarren at nvidia.com>
Date: Wed Jul 16 09:03:45 2014 -0700
ryu: Add support for full LPDDR3 SDRAM BCT init via BootROM
Once LPDDR3 init is supported in the ryu romstage, this can
be reverted. Note that this 528MHz BCT has been pre-qualed
by NVIDIA AE's, but will be updated as more tuning is done.
BUG=none
BRANCH=none
TEST=Builds, BCT is in binary, but I have no HW here to test on
Original-Change-Id: I315a9a5d56290bb5f51863b15053d2171db7b1e4
Original-Signed-off-by: Tom Warren <twarren at nvidia.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/208384
Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
Original-Commit-Queue: Furquan Shaikh <furquan at chromium.org>
(cherry picked from commit 660e40cb473d47ce763e79d6061367bf381a1c48)
Signed-off-by: Marc Jones <marc.jones at se-eng.com>
Change-Id: I29ad31fc83f45ca8f92809a7dc252cf984c8c6fe
Reviewed-on: http://review.coreboot.org/8643
Tested-by: build bot (Jenkins)
Reviewed-by: Furquan Shaikh <furquan at google.com>
See http://review.coreboot.org/8643 for details.
-gerrit
More information about the coreboot-gerrit
mailing list