[coreboot-gerrit] Patch set updated for coreboot: 214519a mainboards/amd: Fix incorrect reboot_bits location
Timothy Pearson (tpearson@raptorengineeringinc.com)
gerrit at coreboot.org
Sun Mar 15 09:01:23 CET 2015
Timothy Pearson (tpearson at raptorengineeringinc.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8684
-gerrit
commit 214519a8c3c2892b98ede9c8076f9dbd570aba4e
Author: Timothy Pearson <tpearson at raptorengineeringinc.com>
Date: Sat Mar 14 17:59:51 2015 -0500
mainboards/amd: Fix incorrect reboot_bits location
Change-Id: Iead07df714f4f1bbaae6b564431fb4edf7b18ac2
Signed-off-by: Timothy Pearson <tpearson at raptorengineeringinc.com>
---
src/mainboard/amd/serengeti_cheetah_fam10/cmos.layout | 2 +-
src/mainboard/asus/kfsn4-dre/cmos.layout | 2 +-
src/mainboard/hp/dl165_g6_fam10/cmos.layout | 2 +-
src/mainboard/msi/ms9652_fam10/cmos.layout | 2 +-
src/mainboard/supermicro/h8dmr_fam10/cmos.layout | 2 +-
src/mainboard/supermicro/h8qme_fam10/cmos.layout | 2 +-
src/mainboard/tyan/s2912_fam10/cmos.layout | 2 +-
7 files changed, 7 insertions(+), 7 deletions(-)
diff --git a/src/mainboard/amd/serengeti_cheetah_fam10/cmos.layout b/src/mainboard/amd/serengeti_cheetah_fam10/cmos.layout
index 0506e9b..529345b 100644
--- a/src/mainboard/amd/serengeti_cheetah_fam10/cmos.layout
+++ b/src/mainboard/amd/serengeti_cheetah_fam10/cmos.layout
@@ -25,7 +25,7 @@ entries
0 384 r 0 reserved_memory
384 1 e 4 boot_option
385 1 e 4 last_boot
-389 4 r 0 reboot_bits
+388 4 r 0 reboot_bits
393 3 e 5 baud_rate
396 5 e 10 ecc_scrub_rate
401 1 e 1 interleave_chip_selects
diff --git a/src/mainboard/asus/kfsn4-dre/cmos.layout b/src/mainboard/asus/kfsn4-dre/cmos.layout
index da1a586..8c541ec 100644
--- a/src/mainboard/asus/kfsn4-dre/cmos.layout
+++ b/src/mainboard/asus/kfsn4-dre/cmos.layout
@@ -25,7 +25,7 @@ entries
0 384 r 0 reserved_memory
384 1 e 4 boot_option
385 1 e 4 last_boot
-389 4 r 0 reboot_bits
+388 4 r 0 reboot_bits
393 3 e 5 baud_rate
396 5 e 10 ecc_scrub_rate
401 1 e 1 interleave_chip_selects
diff --git a/src/mainboard/hp/dl165_g6_fam10/cmos.layout b/src/mainboard/hp/dl165_g6_fam10/cmos.layout
index 99d9ace..0866532 100644
--- a/src/mainboard/hp/dl165_g6_fam10/cmos.layout
+++ b/src/mainboard/hp/dl165_g6_fam10/cmos.layout
@@ -25,7 +25,7 @@ entries
0 384 r 0 reserved_memory
384 1 e 4 boot_option
385 1 e 4 last_boot
-389 4 r 0 reboot_bits
+388 4 r 0 reboot_bits
393 3 e 5 baud_rate
396 5 e 10 ecc_scrub_rate
401 1 e 1 interleave_chip_selects
diff --git a/src/mainboard/msi/ms9652_fam10/cmos.layout b/src/mainboard/msi/ms9652_fam10/cmos.layout
index 0506e9b..529345b 100644
--- a/src/mainboard/msi/ms9652_fam10/cmos.layout
+++ b/src/mainboard/msi/ms9652_fam10/cmos.layout
@@ -25,7 +25,7 @@ entries
0 384 r 0 reserved_memory
384 1 e 4 boot_option
385 1 e 4 last_boot
-389 4 r 0 reboot_bits
+388 4 r 0 reboot_bits
393 3 e 5 baud_rate
396 5 e 10 ecc_scrub_rate
401 1 e 1 interleave_chip_selects
diff --git a/src/mainboard/supermicro/h8dmr_fam10/cmos.layout b/src/mainboard/supermicro/h8dmr_fam10/cmos.layout
index 0506e9b..529345b 100644
--- a/src/mainboard/supermicro/h8dmr_fam10/cmos.layout
+++ b/src/mainboard/supermicro/h8dmr_fam10/cmos.layout
@@ -25,7 +25,7 @@ entries
0 384 r 0 reserved_memory
384 1 e 4 boot_option
385 1 e 4 last_boot
-389 4 r 0 reboot_bits
+388 4 r 0 reboot_bits
393 3 e 5 baud_rate
396 5 e 10 ecc_scrub_rate
401 1 e 1 interleave_chip_selects
diff --git a/src/mainboard/supermicro/h8qme_fam10/cmos.layout b/src/mainboard/supermicro/h8qme_fam10/cmos.layout
index 0506e9b..529345b 100644
--- a/src/mainboard/supermicro/h8qme_fam10/cmos.layout
+++ b/src/mainboard/supermicro/h8qme_fam10/cmos.layout
@@ -25,7 +25,7 @@ entries
0 384 r 0 reserved_memory
384 1 e 4 boot_option
385 1 e 4 last_boot
-389 4 r 0 reboot_bits
+388 4 r 0 reboot_bits
393 3 e 5 baud_rate
396 5 e 10 ecc_scrub_rate
401 1 e 1 interleave_chip_selects
diff --git a/src/mainboard/tyan/s2912_fam10/cmos.layout b/src/mainboard/tyan/s2912_fam10/cmos.layout
index 0506e9b..529345b 100644
--- a/src/mainboard/tyan/s2912_fam10/cmos.layout
+++ b/src/mainboard/tyan/s2912_fam10/cmos.layout
@@ -25,7 +25,7 @@ entries
0 384 r 0 reserved_memory
384 1 e 4 boot_option
385 1 e 4 last_boot
-389 4 r 0 reboot_bits
+388 4 r 0 reboot_bits
393 3 e 5 baud_rate
396 5 e 10 ecc_scrub_rate
401 1 e 1 interleave_chip_selects
More information about the coreboot-gerrit
mailing list