[coreboot-gerrit] Patch set updated for coreboot: 8f8b30f mainboard/asus/kfsn4-dre: Add romstage timestamps
Timothy Pearson (tpearson@raptorengineeringinc.com)
gerrit at coreboot.org
Thu Mar 19 23:53:57 CET 2015
Timothy Pearson (tpearson at raptorengineeringinc.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8776
-gerrit
commit 8f8b30f18ea9d46604bbdf0e2265e20a58951286
Author: Timothy Pearson <tpearson at raptorengineeringinc.com>
Date: Thu Mar 19 16:44:46 2015 -0500
mainboard/asus/kfsn4-dre: Add romstage timestamps
Change-Id: Idcde7dc4c7a1d6c3118c82b67e8c2fcd4a07553b
Signed-off-by: Timothy Pearson <tpearson at raptorengineeringinc.com>
---
src/mainboard/asus/kfsn4-dre/romstage.c | 14 ++++++++++++++
1 file changed, 14 insertions(+)
diff --git a/src/mainboard/asus/kfsn4-dre/romstage.c b/src/mainboard/asus/kfsn4-dre/romstage.c
index 44864f6..968f432 100644
--- a/src/mainboard/asus/kfsn4-dre/romstage.c
+++ b/src/mainboard/asus/kfsn4-dre/romstage.c
@@ -35,6 +35,7 @@ unsigned int get_sbdn(unsigned bus);
#include <device/pnp_def.h>
#include <cpu/x86/lapic.h>
#include <console/console.h>
+#include <timestamp.h>
#include <lib.h>
#include <spd.h>
#include <cpu/amd/model_10xxx_rev.h>
@@ -213,6 +214,11 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
u32 bsp_apicid = 0, val, wants_reset;
msr_t msr;
+ if (IS_ENABLED(CONFIG_COLLECT_TIMESTAMPS)) {
+ timestamp_init(timestamp_get());
+ timestamp_add_now(TS_START_ROMSTAGE);
+ }
+
if (!cpu_init_detectedx && boot_cpu()) {
/* Nothing special needs to be done to find bus 0 */
/* Allow the HT devices to be found */
@@ -341,8 +347,13 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
post_code(0x40);
+ if (IS_ENABLED(CONFIG_COLLECT_TIMESTAMPS))
+ timestamp_add_now(TS_BEFORE_INITRAM);
printk(BIOS_DEBUG, "raminit_amdmct()\n");
raminit_amdmct(sysinfo);
+ if (IS_ENABLED(CONFIG_COLLECT_TIMESTAMPS))
+ timestamp_add_now(TS_AFTER_INITRAM);
+
cbmem_initialize_empty();
post_code(0x41);
@@ -368,6 +379,9 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
/* Restore default SuperIO access */
outb(0xaa, port);
+ if (IS_ENABLED(CONFIG_COLLECT_TIMESTAMPS))
+ timestamp_add_now(TS_END_ROMSTAGE);
+
post_cache_as_ram(); // BSP switch stack to ram, copy then execute LB.
post_code(0x43); // Should never see this post code.
}
More information about the coreboot-gerrit
mailing list