[coreboot-gerrit] Patch merged into coreboot/master: 752184f tegra132: Add LPDDR3 SDRAM init in coreboot.
gerrit at coreboot.org
gerrit at coreboot.org
Fri Mar 27 08:05:01 CET 2015
the following patch was just integrated into master:
commit 752184fd12e44739367ef7fefecd29b0446f5fd0
Author: Tom Warren <twarren at nvidia.com>
Date: Tue Sep 2 10:08:04 2014 -0700
tegra132: Add LPDDR3 SDRAM init in coreboot.
Expanded sdram.c to add support for LPDDR3 init. This code can
be used with matching BCT .inc files to have LPDDR3 SDRAM
initialized by coreboot instead of the T132 BootROM.
BUG=chrome-os-partner:29921
BUG=chrome-os-partner:31031
BRANCH=None
TEST=Built for rush and rush_ryu.
Change-Id: I53801d9399dbf67fd86d0a2521174f0668567620
Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
Original-Commit-Id: 60e130c47c1894925a12f251af5b83a1fa144d57
Original-Change-Id: I6bcffcd22d2e4f8da6d729b6757714657f3f6735
Original-Signed-off-by: Tom Warren <twarren at nvidia.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/214753
Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
Reviewed-on: http://review.coreboot.org/9029
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer at coreboot.org>
See http://review.coreboot.org/9029 for details.
-gerrit
More information about the coreboot-gerrit
mailing list