[coreboot-gerrit] Patch set updated for coreboot: Some timer cleanups
Stefan Reinauer (stefan.reinauer@coreboot.org)
gerrit at coreboot.org
Wed Feb 24 01:54:02 CET 2016
Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/10011
-gerrit
commit 7c5091a942e23344b3035b7234140ab52136802c
Author: Stefan Reinauer <reinauer at chromium.org>
Date: Mon Apr 27 13:38:50 2015 -0700
Some timer cleanups
Clean up the usage of UDELAY_IO
Change-Id: Ic6915743b7c948a57478744777fdbc31163c48f6
Signed-off-by: Stefan Reinauer <stefan.reinauer at coreboot.org>
---
src/cpu/via/c7/Kconfig | 4 +++-
src/drivers/pc80/pc/Makefile.inc | 1 +
src/mainboard/abit/be6-ii_v2_0/Kconfig | 2 +-
src/mainboard/abit/be6-ii_v2_0/romstage.c | 1 -
src/mainboard/asus/mew-am/romstage.c | 1 -
src/mainboard/asus/mew-vm/romstage.c | 1 -
src/mainboard/asus/p2b-f/romstage.c | 1 -
src/mainboard/emulation/qemu-i440fx/romstage.c | 1 -
src/mainboard/jetway/j7f2/romstage.c | 1 -
src/mainboard/via/vt8454c/romstage.c | 1 -
10 files changed, 5 insertions(+), 9 deletions(-)
diff --git a/src/cpu/via/c7/Kconfig b/src/cpu/via/c7/Kconfig
index 3507713..b71178d 100644
--- a/src/cpu/via/c7/Kconfig
+++ b/src/cpu/via/c7/Kconfig
@@ -9,7 +9,9 @@ config CPU_SPECIFIC_OPTIONS
select ARCH_VERSTAGE_X86_32
select ARCH_ROMSTAGE_X86_32
select ARCH_RAMSTAGE_X86_32
- select UDELAY_TSC
+ # Missing tsc_freq_mhz and TSC_CONSTANT_RATE
+ #select UDELAY_TSC
+ select UDELAY_IO
select MMX
select SSE2
diff --git a/src/drivers/pc80/pc/Makefile.inc b/src/drivers/pc80/pc/Makefile.inc
index 550ca12..b7eda19 100644
--- a/src/drivers/pc80/pc/Makefile.inc
+++ b/src/drivers/pc80/pc/Makefile.inc
@@ -3,6 +3,7 @@ ifeq ($(CONFIG_ARCH_X86),y)
ramstage-y += isa-dma.c
ramstage-y += i8254.c
ramstage-y += i8259.c
+romstage-$(CONFIG_UDELAY_IO) += udelay_io.c
ramstage-$(CONFIG_UDELAY_IO) += udelay_io.c
ramstage-y += keyboard.c
ramstage-$(CONFIG_SPKMODEM) += spkmodem.c
diff --git a/src/mainboard/abit/be6-ii_v2_0/Kconfig b/src/mainboard/abit/be6-ii_v2_0/Kconfig
index b5eaff6..bc375ab 100644
--- a/src/mainboard/abit/be6-ii_v2_0/Kconfig
+++ b/src/mainboard/abit/be6-ii_v2_0/Kconfig
@@ -21,7 +21,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select SOUTHBRIDGE_INTEL_I82371EB
select SUPERIO_WINBOND_W83977TF
select HAVE_PIRQ_TABLE
- select UDELAY_TSC
+ select UDELAY_IO
select BOARD_ROMSIZE_KB_256
config MAINBOARD_DIR
diff --git a/src/mainboard/abit/be6-ii_v2_0/romstage.c b/src/mainboard/abit/be6-ii_v2_0/romstage.c
index 08c4b4d..e38d846 100644
--- a/src/mainboard/abit/be6-ii_v2_0/romstage.c
+++ b/src/mainboard/abit/be6-ii_v2_0/romstage.c
@@ -22,7 +22,6 @@
#include <console/console.h>
#include <southbridge/intel/i82371eb/i82371eb.h>
#include <northbridge/intel/i440bx/raminit.h>
-#include "drivers/pc80/udelay_io.c"
#include <delay.h>
#include <cpu/x86/bist.h>
#include <superio/winbond/common/winbond.h>
diff --git a/src/mainboard/asus/mew-am/romstage.c b/src/mainboard/asus/mew-am/romstage.c
index 7a79416..ec9091e 100644
--- a/src/mainboard/asus/mew-am/romstage.c
+++ b/src/mainboard/asus/mew-am/romstage.c
@@ -22,7 +22,6 @@
#include <console/console.h>
#include <southbridge/intel/i82801ax/i82801ax.h>
#include <northbridge/intel/i82810/raminit.h>
-#include "drivers/pc80/udelay_io.c"
#include <cpu/x86/bist.h>
#include <superio/smsc/smscsuperio/smscsuperio.h>
#include <lib.h>
diff --git a/src/mainboard/asus/mew-vm/romstage.c b/src/mainboard/asus/mew-vm/romstage.c
index ad5d001..f52413c 100644
--- a/src/mainboard/asus/mew-vm/romstage.c
+++ b/src/mainboard/asus/mew-vm/romstage.c
@@ -24,7 +24,6 @@
#include <northbridge/intel/i82810/raminit.h>
#include <cpu/x86/bist.h>
#include <southbridge/intel/i82801ax/i82801ax.h>
-#include "drivers/pc80/udelay_io.c"
#include <lib.h>
#define SERIAL_DEV PNP_DEV(0x2e, LPC47B272_SP1)
diff --git a/src/mainboard/asus/p2b-f/romstage.c b/src/mainboard/asus/p2b-f/romstage.c
index aa350f0..521ddbd 100644
--- a/src/mainboard/asus/p2b-f/romstage.c
+++ b/src/mainboard/asus/p2b-f/romstage.c
@@ -22,7 +22,6 @@
#include <console/console.h>
#include <southbridge/intel/i82371eb/i82371eb.h>
#include <northbridge/intel/i440bx/raminit.h>
-#include "drivers/pc80/udelay_io.c"
#include <delay.h>
#include <cpu/x86/bist.h>
#include <superio/winbond/common/winbond.h>
diff --git a/src/mainboard/emulation/qemu-i440fx/romstage.c b/src/mainboard/emulation/qemu-i440fx/romstage.c
index f16f8dd..d03c8ab 100644
--- a/src/mainboard/emulation/qemu-i440fx/romstage.c
+++ b/src/mainboard/emulation/qemu-i440fx/romstage.c
@@ -22,7 +22,6 @@
#include <console/console.h>
#include <cpu/x86/bist.h>
#include <timestamp.h>
-#include "drivers/pc80/udelay_io.c"
#include <delay.h>
#include <cpu/x86/lapic.h>
diff --git a/src/mainboard/jetway/j7f2/romstage.c b/src/mainboard/jetway/j7f2/romstage.c
index 3c4835f..42aaa0c 100644
--- a/src/mainboard/jetway/j7f2/romstage.c
+++ b/src/mainboard/jetway/j7f2/romstage.c
@@ -23,7 +23,6 @@
#include <console/console.h>
#include <northbridge/via/cn700/raminit.h>
#include <cpu/x86/bist.h>
-#include "drivers/pc80/udelay_io.c"
#include <delay.h>
#include "southbridge/via/vt8237r/early_smbus.c"
#include <superio/fintek/common/fintek.h>
diff --git a/src/mainboard/via/vt8454c/romstage.c b/src/mainboard/via/vt8454c/romstage.c
index caf8f61..f93b09a 100644
--- a/src/mainboard/via/vt8454c/romstage.c
+++ b/src/mainboard/via/vt8454c/romstage.c
@@ -23,7 +23,6 @@
#include <lib.h>
#include <northbridge/via/cx700/raminit.h>
#include <cpu/x86/bist.h>
-#include "drivers/pc80/udelay_io.c"
#include <delay.h>
#include "northbridge/via/cx700/early_smbus.c"
#include "lib/debug.c"
More information about the coreboot-gerrit
mailing list