Order of Execution
ollie at sis.com.tw
Sun Dec 15 19:33:00 CET 2002
On Sat, 2002-12-14 at 15:45, Steve M. Gehlbach wrote:
> > The very first instructions are in ipl.S for SiS chipsets. These codes
> > are used to initialize the DRAM and some other (highly) critical
> > registers in north/south bridge.
> > ollie lho <ollie at sis.com.tw>
> Good point, I forgot about ipl.S. For the vga code for the sis630, I
> translated ipl.S to 32-bit code and put it in the crt0.s stack. Required a
> few changes, but seems to work fine and the code is more continuous.
> Not sure how or if this should be integrated into the code base, but this is
> how the vga was done for the sis630.
What VGA code ?? The VGA bios emulation stuff in the freebios tree ??
How does moving ipl.S to 32-bit have anything to do with VGA ??
ollie lho <ollie at sis.com.tw>
More information about the coreboot