more news on the smartcore P3 and etherboot failures.
Ronald G Minnich
rminnich at lanl.gov
Mon Sep 23 15:39:00 CEST 2002
On 23 Sep 2002, Christopher Stutts wrote:
> On Mon, 2002-09-23 at 12:34, Ronald G Minnich wrote:
> > So, back to the original issue: inw operations acting wrong. The first
> > inw() always reads 0, the seconds reads what looks like the right value.
> > Anybody have an idea on what kind of north/south configuration problems
> > could make this happen?
> > ron
> Slow (bad) hardware? I've seen that happen on a PCI device at 80 deg. C,
> and I've seen it happen on a device which could only speced up to 28MHz
> at 3.3V.
maybe. But, here is the thing: serial I/O has been working on memtest for
3.5 hours. The ethernet hardware drives packets out just fine -- I receive
them and respond to them. outb/w/l works. inw() does not.
This is really weird.
More information about the coreboot