答复: coherent hypertransport enumeration on opteron

YhLu YhLu at tyan.com
Mon Jun 23 17:49:00 CEST 2003


Stefan,

I swap the 

	PCI_ADDR(0, 0x18, 0, 0x6C), 0xffffff8c, 0x00000070, //1C

The 4th line. It can go through setup_coherent_ht_domain.

But seems then both CPU all works. Please refer the attached.


Any problem.

Regards

Yinghai Lu

LinuxBIOS-1.1.02.0Fallback Mon Jun 23 21:39:13 EDT 2003 starting...
Bootstrap cpu
setting up coherent ht domain....
done.
P

LinuxBIOS-1.1.02.0Fallback Mon Jun 23 21:39:13 EDT 2003 starting...

I
 :L i0n0u:x0B1.I0O0S-
1.P1C.I0:2 .000F:a0l1.l0b1ac
k MoPnC IJ:u n0 02:30 2.2010:3
9:P1C3I :E D0T0 :2002.0031 s
:artPCinIg:. .0.0
 03Copying LinuxBIOS to ram.
.00
PCI: 00:04





More information about the coreboot mailing list