coherent hypertransport enumeration on opteron
Eric W. Biederman
ebiederman at lnxi.com
Wed Jun 25 04:52:00 CEST 2003
YhLu <YhLu at tyan.com> writes:
> The RAM on CPU1's northbridge can go through now. I mistype several 0x19 to
> I have enabled the SMP support in Config file.
> option CONFIG_SMP=1
> option MAX_CPUS=2
> option SMP=1
> As for the missing functions.
> I have copied secondCPU.S and udelay related files to the freebios2.
> The result is it can not jumping into LinuxBIOS again.
> In the Config last line you said something need to be fixed up.
> Do I need to change the START_CPU_SEG ?
Not that is fine. It is an old cut and past bug. I actually don't
think START_CPU_SEG is used anymore.
More information about the coreboot