810E northbridge initialization problem

Shubhangi Jadhav shubhangi.jadhav at patni.com
Fri May 9 09:52:00 CEST 2003


Hi,

	Here's the northdump and the lspci dump for the 810E northbridge.
	The only difference I see is in the PCISTS (PCI status) register setting
(0x06-07h). Does this affect the ram initialization.
	In raminit.inc I'm setting the value of this register to 0x2080, but cannot
see it being reflected in the northdump output. Could this cause problems in
ram initialization?
	Also I have this small program which sets the value of the PCISTS register,
however it modified the register value only the first time and never after
that.
	Any pointers on what could be the reason?

**************************northdump output :*******************************
00: 86 80 24 71 06 00 80 00 03 00 00 06 00 00 00 00
10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 86 80 24 71
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: 28 53 0a 38 00 00 00 00 00 00 00 00 00 00 00 00
60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
70: cc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
80: c6 78 18 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 00 00 eb fb 00 00 00 00 00 00 00 00 00 00 00 00
a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 00
**************************northdump output :*******************************

**************************lspci output
:*************************************
00:00.0 Host bridge: Intel Corporation 82810E GMCH [Graphics Memory
Controller Hub] (rev 03)
00: 86 80 24 71 06 00 80 20 03 00 00 06 00 00 00 00
10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 86 80 24 71
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
50: 28 53 0a 38 00 00 00 00 00 00 00 00 00 00 00 00
60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
70: cc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
80: c6 78 18 00 00 00 00 00 00 00 00 00 00 00 00 00
90: 00 00 eb fb 00 00 00 00 00 00 00 00 00 00 00 00
a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 00
**************************lspci output
:*************************************

Regards,
Shubhangi
-------------- next part --------------
A non-text attachment was scrubbed...
Name: testnorth.c
Type: application/octet-stream
Size: 1182 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20030509/220b21df/attachment.obj>


More information about the coreboot mailing list