cpu/p6/mtrr.c
SONE Takeshi
ts1 at tsn.or.jp
Mon Oct 20 11:56:01 CEST 2003
On Mon, Oct 20, 2003 at 08:07:15AM -0600, ron minnich wrote:
> On 18 Oct 2003, Eric W. Biederman wrote:
>
> > > EPIA has problem with current CVS (resets when setting var mtrr),
> > > and it worked again when I reversed this change.
> > > According to the Intel System Programming Manual for PIII,
> > > bits 36-63 are reserved, and apparently C3 doesn't like it to be set.
> >
> > Ok. Then this needs to be fixed. I am wondering how we code
> > this cleanly.
>
> I don't see much of an issue. The code in question sets bits that are
> reserved on just about any pentium-compatible CPU, and it should not. So
> we don't set those bits.
This code is used by K8 as well.
K8 uses these bits to for memory over 64GB.
It's not wise to duplicate the whole file into cpu/k8 directory
for a tiny constant difference.
--
Takeshi
More information about the coreboot
mailing list