Freebios1 STPC Elite development board changes attached
Fathi BOUDRA
fboudra at uxp.fr
Wed Feb 25 09:38:01 CET 2004
> On Wed, 25 Feb 2004, Fathi BOUDRA wrote:
> > my superio base adress is 0x370.
> >
> > the debug show :
> > handle_superio: port 0x0, defaultport 0x3f0
> > handle_superio: using port 0x3f0
> >
> > in the Makefile.settings, i have :
> > export SMC_BASE:=0x370
>
> OK, you've found the problem. Send me your configure file again.
>
> ron
-------------- next part --------------
target /root/build/freebios1/stpc
mainboard stpc/elite
biosbase 0xffff0000
option CONFIG_COMPRESS=0
option ELITE_GPCLOCK_INIT=1
option SERIAL_CONSOLE=1
option TTYS0_BAUD=9600
option DEFAULT_CONSOLE_LOGLEVEL=9
#option MAXIMUM_CONSOLE_LOGLEVEL=9
option DEBUG=1
# enable floppy support
option MUST_ENABLE_FLOPPY=0
# enable keyboard support
option NO_KEYBOARD=1
# option ROM_IMAGE_SIZE=131072
option ROM_SIZE=131072
option USE_GENERIC_ROM=1
option ZKERNEL_START=0xfffe0000
option USE_ELF_BOOT=1
option PAYLOAD_SIZE=65536
payload /root/build/filo-0.4/filo.elf
More information about the coreboot
mailing list