Freebios1 STPC Elite development board changes attached

Fathi BOUDRA fboudra at uxp.fr
Wed Feb 25 10:27:00 CET 2004


ok it works, the boot doesn't hang anymore, but now i have an infinite loop 
after the jump to the boot code :
Jumping to boot code at 0x1048dc
FILO version 0.4 ...

i send a capture of what I have.

Probably a problem with filo now.

> nsuperio SMC/fdc37b78x com1={1,9600} floppy=0  lpt=0 keyboard=0
>
> This line is what is really going to set the SMC base unless the code is
> incorrectly written.
>
> So to change the port you can try this:
> nsuperio SMC/fdc37b78x port=0x3f0 com1={1,9600} floppy=0  lpt=0 keyboard=0
>
> try that and let me know.
>
> ron
-------------- next part --------------
LinuxBIOS-1.0.0 Wed Feb 25 15:34:21 UTC 2004 starting...
Copying LinuxBIOS to ram.
Jumping to LinuxBIOS.
LinuxBIOS-1.0.0 Wed Feb 25 15:34:21 UTC 2004 booting...
Finding PCI configuration type.
PCI: Using configuration type 1
handle_superio start, nsuperio 1
handle_superio: Pass 0, check #0, s 0000a560 s->super 0000a704
handle_superio: Pass 0, Superio SMC fdc37b72x
handle_superio:  port 0x370, defaultport 0x3f0
handle_superio:  Using port 0x370
handle_superio: Pass 0, done #0
handle_superio done
Scanning PCI bus...PCI: pci_scan_bus for bus 0
PCI: 00:0b.0 [104a/020a]
PCI: 00:0c.0 [104a/021a]
PCI: 00:0c.1 [104a/021a]
PCI: 00:1d.0 [8086/1209]
PCI: 00:1e.0 [1131/1561]
PCI: 00:1e.1 [1131/1561]
PCI: 00:1e.2 [1131/1562]
PCI: 00:1f.0 [8086/1209]
PCI: pci_scan_bus returning with max=00
done
Allocating PCI resources...
ASSIGN RESOURCES, bus 0
PCI: 00:0c.1 10 <- [0x00001090 - 0x00001097] io
PCI: 00:0c.1 14 <- [0x000010b0 - 0x000010b3] io
PCI: 00:0c.1 18 <- [0x000010a0 - 0x000010a7] io
PCI: 00:0c.1 1c <- [0x000010c0 - 0x000010c3] io
PCI: 00:0c.1 20 <- [0x00001080 - 0x0000108f] io
PCI: 00:1d.0 10 <- [0xfebe0000 - 0xfebe0fff] mem
PCI: 00:1d.0 14 <- [0x00001000 - 0x0000103f] io
PCI: 00:1d.0 18 <- [0xfeba0000 - 0xfebbffff] mem
PCI: 00:1e.0 10 <- [0xfebe1000 - 0xfebe1fff] mem
PCI: 00:1e.1 10 <- [0xfebe2000 - 0xfebe2fff] mem
PCI: 00:1e.2 10 <- [0xfebe4000 - 0xfebe40ff] mem
PCI: 00:1f.0 10 <- [0xfebe3000 - 0xfebe3fff] mem
PCI: 00:1f.0 14 <- [0x00001040 - 0x0000107f] io
PCI: 00:1f.0 18 <- [0xfebc0000 - 0xfebdffff] mem
ASSIGNED RESOURCES, bus 0
done.
Enabling PCI resourcess...PCI: 00:0b.0 cmd <- 07
PCI: 00:0c.0 cmd <- 0f
PCI: 00:0c.1 cmd <- 01
PCI: 00:1d.0 cmd <- 03
PCI: 00:1e.0 cmd <- 02
PCI: 00:1e.1 cmd <- 02
PCI: 00:1e.2 cmd <- 02
PCI: 00:1f.0 cmd <- 03
done.
Initializing PCI devices...
PCI devices initialized
stpc memory size= 32 MB
totalram: 32M
Initializing CPU #0
Enabling cache...done.
done.
CPU #0 Initialized
stpc mainboard_fixup()
stpc mainboard_fixup(): found INT pin for dev 0x1d -> pin 1
stpc mainboard_fixup(): wrote pci INTERRUPT_LINE for dev 0x1d -> irq 9 (9)
stpc_mainboard_fixup(): wrote conf register 0x57= 0x3; conf register 0x54= 0x89
stpc_mainboard_fixup(): routing_table.slots[0].irq[0].link,mask = 0xf9,0xe00
stpc mainboard_fixup(): found INT pin for dev 0x1e -> pin 1
stpc mainboard_fixup(): wrote pci INTERRUPT_LINE for dev 0x1e -> irq 10 (10)
stpc_mainboard_fixup(): wrote conf register 0x57= 0x7; conf register 0x53= 0x8a
stpc_mainboard_fixup(): routing_table.slots[1].irq[0].link,mask = 0xfa,0xe00
stpc mainboard_fixup(): found INT pin for dev 0x1f -> pin 1
stpc mainboard_fixup(): wrote pci INTERRUPT_LINE for dev 0x1f -> irq 11 (11)
stpc_mainboard_fixup(): wrote conf register 0x57= 0xf; conf register 0x52= 0x8b
stpc_mainboard_fixup(): routing_table.slots[2].irq[0].link,mask = 0xfb,0xe00
stpc mainboard_fixup(): checksum calculated= 0x8
stpc mainboard_fixup complete.
handle_superio start, nsuperio 1
handle_superio: Pass 1, check #0, s 0000a560 s->super 0000a704
handle_superio: Pass 1, Superio SMC fdc37b72x
handle_superio:  port 0x370, defaultport 0x3f0
handle_superio:  Using port 0x370
  Call init
Enabling com device: 04
Disabling com device: 05
handle_superio: Pass 1, done #0
handle_superio done
handle_superio start, nsuperio 1
handle_superio: Pass 2, check #0, s 0000a560 s->super 0000a704
handle_superio: Pass 2, Superio SMC fdc37b72x
handle_superio:  port 0x370, defaultport 0x3f0
handle_superio:  Using port 0x370
handle_superio: Pass 2, done #0
handle_superio done
Checking IRQ routing tables...
/root/freebios/src/arch/i386/lib/pirq_routing.c:    30:check_pirq_routing_table() - irq_routing_table located at: 0x00009560
done.
Copying IRQ routing tables to 0xf0000...done.
Verifing priq routing tables copy at 0xf0000...succeed
Wrote linuxbios table at: 00000500 - 00000670  checksum f4ae

Welcome to elfboot, the open sourced starter.
January 2002, Eric Biederman.
Version 1.2

    37:init_bytes() - zkernel_start:0xfffe0000  zkernel_mask:0x0000ffff
Found ELF candiate at offset 0
New segment addr 0x100000 size 0x20b90 offset 0xa0 filesize 0x6c00
(cleaned up) New segment addr 0x100000 size 0x20b90 offset 0xa0 filesize 0x6c00
New segment addr 0x120ba0 size 0x60 offset 0x6ca0 filesize 0x60
(cleaned up) New segment addr 0x120ba0 size 0x60 offset 0x6ca0 filesize 0x60
Dropping non PT_LOAD segment
Loading Segment: addr: 0x0000000000100000 memsz: 0x0000000000020b90 filesz: 0x0000000000006c00
Clearing Segment: addr: 0x0000000000106c00 memsz: 0x0000000000019f90
Loading Segment: addr: 0x0000000000120ba0 memsz: 0x0000000000000060 filesz: 0x0000000000000060
Jumping to boot code at 0x1048dc
FILO version 0.4 (root at debfat) Wed Feb 25 15:26:28 UTC 2004


More information about the coreboot mailing list