V1 PIRQ table
rsmith at bitworks.com
Wed Jul 14 14:22:01 CEST 2004
ron minnich wrote:
> On Wed, 14 Jul 2004, Richard Smith wrote:
>>I don't uderstand how this will work. In order for those writes to go
>>to RAM you have to have your shadowing control set up properly. On my
>>chipset at this stage both reads and writes to areas such as f0000 are
>>forwarded to PCI so the write will fail.
> What I do in this case is set CONFIG_COMPRESSED to 0, since if you
> don't have shadow ram working you're toast.
I don't use compression.
I've got shadow ram working fine. ADLO won't boot without it. I was
just asking before I try to add something that isn't necessary.
The tables depend on shadowing yes?
More information about the coreboot