[LinuxBIOS] question about via chipset v-link and ram init

Corey Osgood corey.osgood at gmail.com
Mon Dec 10 06:57:48 CET 2007

aaron lwe wrote:
> On Dec 10, 2007 10:19 AM, Corey Osgood <corey.osgood at gmail.com
> <mailto:corey.osgood at gmail.com>> wrote:
>     aaron lwe wrote:
>     > Dear all,
>     >
>     > the via v-link bus is for data communication between northbridge and
>     > sourthbridge,
>     > if I just want to make dram work, do I need to configure the
>     v-link bus?
>     >
>     > thanks.
>     No, vlink can be handled before or after ram init, and it isn't even
>     necessary, if no config is done it will default to the slowest
>     operating
>     mode (newer chipsets may bootstrap to higher modes, depending on
>     motherboard design). However, you do have to program the CPU bus
>     registers and all the various dram config registers before ram init.
>     Getting these settings right may be a real pain, depending on what
>     chipset you're dealing with.
>     -Corey
> Thanks Corey. I've been trying to make cn700 work, until now without luck.
> I've programmed host bus and some dram controller registers, but not all.
> how can I know which registers should be programmed and which needn't?
> can you give me some advices? thanks.

I'm already nearly done with the cn700, please try the attached patch. I
apologize if there's any cruft in there, I'm working on another project
right this moment, so I don't have time for a good cleanup.

-------------- next part --------------
A non-text attachment was scrubbed...
Name: cn700.patch
Type: text/x-patch
Size: 573695 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20071210/2f570c79/attachment.patch>

More information about the coreboot mailing list