[LinuxBIOS] problem about dram init

aaron lwe aaron.lwe at gmail.com
Fri Dec 28 07:44:18 CET 2007

On Dec 27, 2007 1:22 PM, ron minnich <rminnich at gmail.com> wrote:

> yes I think you are probably right but how are the fixed mtrr's set?
> I don't know, This still seems like memory timing issues to me but who
> knows.
> ron

ron, you're right, it's a dram configuration problem.
after I set the dram clocking control and signal timing
control registers, it worked well after enabling memory
cache. Hmm...these registers have nothing to do when
cache disabled? and they are not mentioned in the
bios porting guide either
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20071228/1c174335/attachment.html>

More information about the coreboot mailing list