[LinuxBIOS] Question about PCI Config Space byte rd/wr in HT

Perry Wang peilien at yahoo.com
Thu Feb 8 02:10:37 CET 2007


If software tries to do a byte rd/wr access to PCI config access, say in
linux or BIOS, how would it show up on the HT bus?

I'm assuming that config space access is initiated through the southbridge.
Anyone know if an HT device will ever have to expect byte access to its
config space?

Thanks much,

More information about the coreboot mailing list