[LinuxBIOS] r2660 - trunk/LinuxBIOSv2/src/southbridge/amd/cs5536
svn at openbios.org
svn at openbios.org
Fri May 11 01:53:11 CEST 2007
Author: stepan
Date: 2007-05-11 01:53:11 +0200 (Fri, 11 May 2007)
New Revision: 2660
Modified:
trunk/LinuxBIOSv2/src/southbridge/amd/cs5536/cs5536.c
Log:
This fix properly hides the UDC and OTG PCI headers when the cs5536 is
setup as the host on USB port4. In client mode the headers remain
available. Also fixes an outb to 0x80 to use the post_code() function.
Signed-off-by: Marc Jones <marc.jones at amd.com>
Acked-by: Stefan Reinauer <stepan at coresystems.de>
Modified: trunk/LinuxBIOSv2/src/southbridge/amd/cs5536/cs5536.c
===================================================================
--- trunk/LinuxBIOSv2/src/southbridge/amd/cs5536/cs5536.c 2007-05-10 23:50:27 UTC (rev 2659)
+++ trunk/LinuxBIOSv2/src/southbridge/amd/cs5536/cs5536.c 2007-05-10 23:53:11 UTC (rev 2660)
@@ -487,13 +487,13 @@
dev = dev_find_device(PCI_VENDOR_ID_AMD,
PCI_DEVICE_ID_AMD_CS5536_UDC, 0);
if (dev) {
- pci_write_config8(dev, 0x7C, 0xDEADBEEF);
+ pci_write_config32(dev, 0x7C, 0xDEADBEEF);
}
dev = dev_find_device(PCI_VENDOR_ID_AMD,
PCI_DEVICE_ID_AMD_CS5536_OTG, 0);
if (dev) {
- pci_write_config8(dev, 0x7C, 0xDEADBEEF);
+ pci_write_config32(dev, 0x7C, 0xDEADBEEF);
}
}
@@ -512,7 +512,7 @@
(struct southbridge_amd_cs5536_config *)dev->chip_info;
struct msrinit *csi;
- outb(P80_CHIPSET_INIT, 0x80);
+ post_code(P80_CHIPSET_INIT);
/* we hope NEVER to be in linuxbios when S3 resumes
if (! IsS3Resume()) */
More information about the coreboot
mailing list