[LinuxBIOS] 2MB flash parts - chipset decoding anyone?

Stefan Reinauer stepan at coresystems.de
Sat May 12 14:17:49 CEST 2007


* Jeremy Jackson <jerj at coplanar.net> [070511 23:29]:
> Ok, what about the AMD K8 Northbridge?  I haven't found what lets the
> BIOS ROM work after power on reset, would that need to be adjusted as
> well?

The north bridge is not involved here. The south bridhe does flash
decoding. LinuxBIOS enables full flash decode on most south bridges.

-- 
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
      Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: info at coresystems.dehttp://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866




More information about the coreboot mailing list