[LinuxBIOS] [PATCH] improved SPI flash support (restructured)
Ward Vandewege
ward at gnu.org
Mon Oct 1 14:25:59 CEST 2007
On Mon, Oct 01, 2007 at 12:28:46PM +0200, Carl-Daniel Hailfinger wrote:
> Will be implemented once this patch has been tested.
Ah, yes, sorry, here's the output:
# ./flashrom
Calibrating delay loop... ok
No LinuxBIOS table found.
Found chipset "NVIDIA MCP55": Enabling flash write... OK.
No EEPROM/flash device found.
# ./flashrom -v
Calibrating delay loop... ok
No LinuxBIOS table found.
Found chipset "NVIDIA MCP55": Enabling flash write... OK.
No EEPROM/flash device found.
# ./flashrom -v -m gigabyte:m57sli
Calibrating delay loop... ok
No LinuxBIOS table found.
Found chipset "NVIDIA MCP55": Enabling flash write... OK.
Found board "GIGABYTE GA-M57SLI": Enabling flash write... Serial flash
segment 0xfffe0000-0xffffffff enabled
Serial flash segment 0x000e0000-0x000fffff enabled
Serial flash segment 0xffee0000-0xffefffff disabled
Serial flash segment 0xfff80000-0xfffeffff enabled
LPC write to serial flash enabled
serial flash pin 29
OK.
No EEPROM/flash device found.
Does that look good?
Thanks,
Ward.
--
Ward Vandewege <ward at fsf.org>
Free Software Foundation - Senior System Administrator
More information about the coreboot
mailing list