[LinuxBIOS] badly initialized (?) pci bridge on the M57SLI (with irq table and mptable)

Ward Vandewege ward at gnu.org
Thu Oct 4 22:06:02 CEST 2007

Hi Florentin,

On Thu, Oct 04, 2007 at 05:32:21AM +0200, echelon at free.fr wrote:
> I propose:
> $(LB)/src/mainboard/gigabyte/m57sli/cache_as_ram_auto.c
> 138c138
> <  RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+38, 0x00, 0x44,/* GPIO39 PCI_GNT3 */ \
> ---
> >  RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+38, 0x00, 0x68,/* GPIO39 PCI_GNT3 */ \
> My vga pci card and a pci network card are recognised with this under LinuxBIOS!
> I don't understand why this works, but it works..
> (I will explain tomorrow how I found this value)
> Please can someone validate my change?a

I've tried it on a v1.1 m57sli (the plcc version).

Great work! This fixes one of the PCI slots (01:07.0), but not the second
slot (01:08.0, closest to the edge of the board). Can you explain how you got
to this value, so that we can activate the second PCI slot as well?


Ward Vandewege <ward at fsf.org>
Free Software Foundation - Senior System Administrator

More information about the coreboot mailing list