[LinuxBIOS] different versions of the GA-M57SLI-S4 (PLCC vs SPI)

Peter Stuge peter at stuge.se
Sun Sep 2 19:35:22 CEST 2007


On Sun, Sep 02, 2007 at 10:11:08AM -0400, Ward Vandewege wrote:
> > Ward - do you have a continuity tester? 
> I have a multimeter.


> > Could you see if the SPI
> > flash chip is connected to the Super IO?
> They are about 5 or 6 cm apart.

It's not really possible to tell from visual inspection. Maybe with
some measurements.

> I took some additional pictures of the area between the superio and
> the soic chips. There's an unpopulated patch that is marked as
> 'SPI_EN' near the superio chip - not sure if that is related. Looks
> like it would fit a jumper or a 2 pin connector of some sort.

Yep, that's a jumper all right. I wonder what it does. Maybe we'll
find out.

>  http://ward.vandewege.net/m57sli_soic_detail.jpg
>  http://ward.vandewege.net/dscn1656.jpg
>  http://ward.vandewege.net/dscn1657.jpg
>  http://ward.vandewege.net/dscn1658.jpg
> > If I get a high-res photo of the Super IO and the flash chip area I
> > can mark the pins that should be connected on both to get a yes/no
> > indication.
> Yes please :) Let me know if the pictures suffice.

Good photos!

I put some labels on interesting pads on the soic detail photo;
available at: http://stuge.se/m57sli_soic_detail_labels.jpg

We want to investigate two things:

1. Dual flash chip mod on this board
2. What is driving the flash chip - super io or southbridge?

For 2 I need to put some labels on a super io photo, so let's start
with 1. For the first iteration, please check:

* which signals are connected straight across between U5 and U9. (I
suspect SI, SCLK, HOLD#, VCC, GND, WP# and maybe also SO are all
connected across.)

* what Q4-1, Q5-1, R99-1 and R102-2 connects to on U5, if anything.


More information about the coreboot mailing list