[coreboot] [PATCH] Halt TCO timer on Intel 3100 chipset

Ed Swierk eswierk at arastra.com
Thu Apr 3 18:13:50 CEST 2008

On Wed, Apr 2, 2008 at 10:48 AM,  <joe at smittys.pointclark.net> wrote:
>  Hmm, this is going to be interesting on the ICH4, I still have to look at
> how the other ICH's are setup. The TCO Timer Halt is acually located in I/O
> space not PCI configuration space. It is ACPIBASE + TCOBASE(60h) +
> TCO1_CNT(08h) bit 11. We'll see.

This is exactly how it works on the Intel 3100; see
i3100_halt_tco_timer() in my patch


More information about the coreboot mailing list