[coreboot] The discussion of PCI memory IO
Libo.Feng at amd.com
Wed Apr 23 11:20:37 CEST 2008
So, you mean no access will be routined to the last GB memory even it exists physically, due to FLASH ROM, PCI memory IO, APIC and OS reservation?
??? Feng Libo @ AMD Ext: 20906
Mobile Phone: 13683249071
Office Phone: 0086-010-62801406
From: coreboot-bounces at coreboot.org [mailto:coreboot-bounces at coreboot.org] On Behalf Of Torsten Duwe
Sent: Wednesday, April 23, 2008 5:12 PM
To: coreboot at coreboot.org
Subject: Re: [coreboot] The discussion of PCI memory IO
On Tuesday 22 April 2008, Feng, Libo wrote:
> Hi, all,
> I remember there is a discussion about how to allocate the PCI memory
> IO on a system with a 4G physical memory. I can't find it, Who could
> please send me the link. Thank you.
I can't recall a discussion besides a private one I had with Stefan, but both proprietary B. and coreboot leave the last GB for IO allocation, and move the last GB RAM across the border. Giving it a thought about e.g. the flash ROM et.al, and about 32 bit PCI cards and OSes, that's the natural thing to do.
coreboot mailing list
coreboot at coreboot.org
More information about the coreboot