[coreboot] r728 - coreboot-v3/southbridge/nvidia/mcp55

svn at coreboot.org svn at coreboot.org
Sat Aug 9 22:23:56 CEST 2008


Author: rminnich
Date: 2008-08-09 22:23:56 +0200 (Sat, 09 Aug 2008)
New Revision: 728

Modified:
   coreboot-v3/southbridge/nvidia/mcp55/mcp55_smbus.h
   coreboot-v3/southbridge/nvidia/mcp55/stage1_smbus.c
Log:
Fix some typos. 

Signed-off-by: Ronald G. Minnich <rminnich at gmail.com>
Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net>


Modified: coreboot-v3/southbridge/nvidia/mcp55/mcp55_smbus.h
===================================================================
--- coreboot-v3/southbridge/nvidia/mcp55/mcp55_smbus.h	2008-08-09 19:16:43 UTC (rev 727)
+++ coreboot-v3/southbridge/nvidia/mcp55/mcp55_smbus.h	2008-08-09 20:23:56 UTC (rev 728)
@@ -38,7 +38,7 @@
 static inline void smbus_delay(void)
 {
 	/* let's hope this is not optimized out */
-	(void) intb(0x80);
+	(void) inb(0x80);
 }
 
 static int smbus_wait_until_ready(u16 smbus_io_base)
@@ -74,7 +74,7 @@
 	return -3;
 }
 
-static int do_smbus_recv_byte(u16 smbus_io_base, unsigned u8)
+static int do_smbus_recv_byte(u16 smbus_io_base, u8 device)
 {
 	u8 global_status_register;
 	u8 byte;

Modified: coreboot-v3/southbridge/nvidia/mcp55/stage1_smbus.c
===================================================================
--- coreboot-v3/southbridge/nvidia/mcp55/stage1_smbus.c	2008-08-09 19:16:43 UTC (rev 727)
+++ coreboot-v3/southbridge/nvidia/mcp55/stage1_smbus.c	2008-08-09 20:23:56 UTC (rev 728)
@@ -72,7 +72,7 @@
 	return do_smbus_read_byte(SMBUS0_IO_BASE, device, address);
 }
 
-static u8 smbus_write_byte(u8 device, u8 address, u8 char val)
+static u8 smbus_write_byte(u8 device, u8 address, u8 val)
 {
 	return do_smbus_write_byte(SMBUS0_IO_BASE, device, address, val);
 }
@@ -82,7 +82,7 @@
 	return do_smbus_recv_byte(SMBUS0_IO_BASE + (smb_index<<8), device);
 }
 
-static u8 smbusx_send_byte(u8 smb_index, u8 device, u8 char val)
+static u8 smbusx_send_byte(u8 smb_index, u8 device, u8 val)
 {
 	return do_smbus_send_byte(SMBUS0_IO_BASE + (smb_index<<8), device, val);
 }
@@ -92,7 +92,7 @@
 	return do_smbus_read_byte(SMBUS0_IO_BASE + (smb_index<<8), device, address);
 }
 
-static u8 smbusx_write_byte(u8 smb_index, u8 device, u8 address, u8 char val)
+static u8 smbusx_write_byte(u8 smb_index, u8 device, u8 address, u8 val)
 {
 	return do_smbus_write_byte(SMBUS0_IO_BASE + (smb_index<<8), device, address, val);
 }





More information about the coreboot mailing list