[coreboot] [PATCH] artecgroup/dbe62: Fix SPD_NUM_COLUMNS value (DIMM page size)

ron minnich rminnich at gmail.com
Wed Aug 13 05:02:10 CEST 2008

ok, bad news. With that setting, my board never gets past dram init.

If you have more than one dbe62 board working with this setting, I'm
prepared to say I've got a busted board/dram chip/whatever.

So, if you can do an svn diff, make sure this is all that's really
different, and it works on your hardware, this is

Acked-by: Ronald G. Minnich <rminnich at gmail.com>



More information about the coreboot mailing list