[coreboot] r3827 - trunk/util/superiotool

svn at coreboot.org svn at coreboot.org
Sat Dec 20 20:35:54 CET 2008


Author: cozzie
Date: 2008-12-20 20:35:54 +0100 (Sat, 20 Dec 2008)
New Revision: 3827

Modified:
   trunk/util/superiotool/nsc.c
Log:
This adds register map based on NSC PC87392 datasheet. LDN#2 can be
used for a SIR/FIR device.

Signed-off-by: Micha?\197?\130 Miros?\197?\130aw <mirq-linux at rere.qmqm.pl>
Acked-by: Ulf Jordan <jordan at chalmers.se>



Modified: trunk/util/superiotool/nsc.c
===================================================================
--- trunk/util/superiotool/nsc.c	2008-12-20 04:08:40 UTC (rev 3826)
+++ trunk/util/superiotool/nsc.c	2008-12-20 19:35:54 UTC (rev 3827)
@@ -308,6 +308,42 @@
 
 	/* SID[7..0]: family, SRID[7..5]: ID, SRID[4..0]: rev. */
 	{0xea, "PC8739x", {
+		{NOLDN, NULL,
+			{0x20,0x21,0x22,0x23,0x24,0x25,0x26,0x27,0x28,0x29,
+			 0x2a,0x2b,0x2c,0x2d,0x2e,0x2f,EOT},
+			{0xea,0x11,MISC,MISC,MISC,0x80,0x00,NANA,0x00,MISC,
+			 0x37,RSVD,RSVD,RSVD,RSVD,RSVD,EOT}},
+		{0x0, "Floppy",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,0xf1,EOT},
+			{0x00,0x03,0xf2,0x06,0x03,0x02,0x04,0x24,0x00,EOT}},
+		{0x1, "Parallel port",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x02,0x78,0x07,0x02,0x04,0x04,0xf2,EOT}},
+		{0x2, "COM2 / FIR",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x02,0xf8,0x03,0x03,0x04,0x04,0x02,EOT}},
+		{0x3, "COM1",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x03,0xf8,0x04,0x03,0x04,0x04,0x02,EOT}},
+		{0x7, "GPIO",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,0xf1,0xf2,
+			 EOT},
+			{0x00,0x00,0x00,0x00,0x03,0x04,0x04,0x00,0x44,0x01,
+			 EOT}},
+		{0xa, "Watchdog timer (WDT)",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x00,0x00,0x00,0x03,0x04,0x04,0x02,EOT}},
+		{0xb, "Game port",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x02,0x01,0x00,0x03,0x04,0x04,0x00,EOT}},
+		{0xc, "MIDI port",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x03,0x30,0x00,0x03,0x04,0x04,0x00,EOT}},
+		{0xf, "X-Bus",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,0xf1,0xf2,
+			 0xf3,0xf4,0xf5,0xf6,0xf7,0xf8,0xf9,EOT},
+			{0x00,0x00,0x00,0x00,0x00,0x04,0x04,0x00,0x00,0x00,
+			 0x00,0x00,0x00,0x00,0x00,0x00,0x00,EOT}},
 		{EOT}}},
 	{0xec, "PC87591x", {
 		/* SRID[7..5]: 000=PC87591E, 001=PC87591S, 100=PC87591L */





More information about the coreboot mailing list