[coreboot] With my most recent 2 patches, I am booting to a bash prompt
ron minnich
rminnich at gmail.com
Fri Feb 8 05:46:14 CET 2008
The LAR patch and the the patch before it gets me here:
This is pbx (Linux i586 2.6.23-rc8-msm800sev-faro) 07:18:16
pbx login: root
pbx ~ #
So this is a real boot, i.e. interactive.
There are still troubles.
pbx ~ # cat /proc/interrupts
CPU0
0: 24051 XT-PIC-XT timer
2: 0 XT-PIC-XT cascade
4: 294 XT-PIC-XT serial
8: 0 XT-PIC-XT rtc
14: 13885 XT-PIC-XT ide0
NMI: 0
ERR: 1
no ethernet ...
pbx ~ # lspci
00:01.0 Host bridge: Advanced Micro Devices [AMD] CS5536 [Geode
companion] Host Bridge (rev 31)
00:01.2 Entertainment encryption device: Advanced Micro Devices [AMD]
Geode LX AES Security Block
00:0d.0 Ethernet controller: VIA Technologies, Inc. VT6105M [Rhine-III] (rev 96)
00:0f.0 ISA bridge: Advanced Micro Devices [AMD] CS5536 [Geode
companion] ISA (rev 03)
00:0f.2 IDE interface: Advanced Micro Devices [AMD] CS5536 [Geode
companion] IDE (rev 01)
00:0f.3 Multimedia audio controller: Advanced Micro Devices [AMD]
CS5536 [Geode companion] Audio (rev 01)
00:0f.4 USB Controller: Advanced Micro Devices [AMD] CS5536 [Geode
companion] OHC (rev 02)
00:0f.5 USB Controller: Advanced Micro Devices [AMD] CS5536 [Geode
companion] EHC (rev 02)
well ...
pbx ~ # lspci -s 0:d.0 -v -v -v
00:0d.0 Ethernet controller: VIA Technologies, Inc. VT6105M [Rhine-III] (rev 96)
Subsystem: VIA Technologies, Inc.: Unknown device 0106
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop-
ParErr+ Stepping+ SERR+ FastB2B-
Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium
>TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency: 64 (750ns min, 2000ns max), cache line size 10
Interrupt: pin A routed to IRQ 0
Region 0: I/O ports at 1000 [size=256]
Region 1: Memory at febfd000 (32-bit, non-prefetchable) [size=256]
Capabilities: [40] Power Management version 2
Flags: PMEClk- DSI- D1+ D2+ AuxCurrent=0mA
PME(D0+,D1+,D2+,D3hot+,D3cold+)
Status: D0 PME-Enable- DSel=0 DScale=0 PME-
So this is the old issue of interrupt routing. I am going to build a
PIRQ table in next.
ron
More information about the coreboot
mailing list