[coreboot] [PATCH] v3: create dbe61 dts equivalent to v2 Config.lb

Marc Jones Marc.Jones at AMD.com
Mon Feb 18 18:53:07 CET 2008


ron minnich wrote:
> On Feb 18, 2008 9:28 AM, Carl-Daniel Hailfinger
> <c-d.hailfinger.devel.2006 at gmx.net> wrote:
>
>   
>> The dbe61 initram code in v3 seems to be in a rather bad shape. Is there
>> any reason we can't drop it and use the alix1c initram code as template?
>>     
>
> That seems like a reasonable idea to me.
>
> The alix1c code is pretty flexible.
>
> ron
>
>   
The dbe61 doesn't have a SPD for the memory, so I started to go the 
table route but never got it working. I think we can figure it out from 
a working ROM.  The other special thing they do is use the DDC pins on 
the VGA connector for serial. Using the alix1c initram would be a good 
place to start because it is so clean and simple.

Marc


-- 
Marc Jones
Senior Firmware Engineer
(970) 226-9684 Office
mailto:Marc.Jones at amd.com
http://www.amd.com/embeddedprocessors 







More information about the coreboot mailing list