[coreboot] Image format is unsupported while building QEMU

malatesh kamatad malateshkamat at gmail.com
Fri Feb 29 13:57:32 CET 2008


We are building the QEMU, we followed the steps as given in the

1. building the FILO payload
   we downloaded FILO(0.5) then to create the filo.elf file we followed
these steps

  $ vi Config
  $ make

2.  Building coreboot

    for creating the coreboot image we followed this steps

    $ ./buildtarget emulation/qemu-x86
    $ make

 3. Building QEMU
     then we installed QUMU(0.9.0)

 4. Creating a hard disk image
     for creating empty disk image we used
     $ qemu-img create -f raw  disk.img  5G

  Then formated using
   $ mkfs.ext2 -F disk.img
   then  we  created  mountpoint and mount the image
   # mkdir /mnt/rootfs
   # mount -o loop disk.img /mnt/rootfs
   then we created the boot directory and copied Linux kernel(vmlinuz) and
   initramfs (initrd) to it :
   # mkdir /mnt/rootfs/boot
   # cp vmlinuz /mnt/rootfs/boot/vmlinuz
   # cp initrd /mnt/rootfs/boot/initrd

then we unmounted cd out of /mnt/rootfs
 # umount /mnt/rootfs
 # exit

5. Starting coreboot in QEMU

   Then executed  QEMU using
   $ qemu -L ~ -hda disk.img -nographic

 At the end of this we got the ERROR  like this

[malatesh at turtle22 ~]$ qemu -L ~ -hda disk.img -nographic

Could not configure '/dev/rtc' to have a 1024 Hz timer. This is not a fatal

error, but for better emulation accuracy either use a 2.6 host Linux kernel

type 'echo 1024 > /proc/sys/dev/rtc/max-user-freq' as root.

Could not open '/dev/kqemu' - QEMU acceleration layer not activated


 coreboot-2.0.0-GRUB2 Fri Feb 22 15:42:36 IST 2008 starting...

Copying coreboot to RAM.

Jumping to coreboot.

coreboot-2.0.0-GRUB2 Fri Feb 22 15:42:36 IST 2008 booting...

Enumerating buses...

Finding PCI configuration type.

PCI: Using configuration type 1

PCI_DOMAIN: 0000 enabled

PCI: pci_scan_bus for bus 00

PCI: 00:00.0 [8086/1237] enabled

PCI: 00:01.0 [8086/7000] enabled

PCI: 00:01.1 [8086/7010] enabled

PCI: 00:01.3 [8086/7113] enabled

PCI: 00:02.0 [1013/00b8] enabled

PCI: 00:03.0 [10ec/8029] enabled

PCI: pci_scan_bus returning with max=000


Allocating resources...

Reading resources...

Done reading resources.

Setting resources...

RAM size config registers are empty; defaulting to 64 MBytes

I would set ram size to 0x10000 Kbytes

PCI: 00:01.1 20 <- [0x0000001400 - 0x000000140f] size 0x00000010 gran 0x04

PCI: 00:02.0 10 <- [0x00fc000000 - 0x00fdffffff] size 0x02000000 gran 0x19

PCI: 00:02.0 14 <- [0x00fe000000 - 0x00fe000fff] size 0x00001000 gran 0x0c

PCI: 00:03.0 10 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 0x08

Done setting resources.

Done allocating resources.

Enabling resources...

PCI: 00:00.0 subsystem <- 00/00

PCI: 00:00.0 cmd <- 00

PCI: 00:01.0 subsystem <- 00/00

PCI: 00:01.0 cmd <- 07

PCI: 00:01.1 cmd <- 01

PCI: 00:01.3 cmd <- 00

PCI: 00:02.0 cmd <- 03

PCI: 00:03.0 cmd <- 01


Initializing devices...

Root Device init

PCI: 00:00.0 init

PCI: 00:01.0 init

PCI: 00:01.1 init

PCI: 00:01.3 init

PCI: 00:02.0 init



found VGA: vid=1013, did=b8

rom base, size: c0000


biosint: INT# 0x10

biosint: eax 0x2 ebx 0x0 ecx 0x1 edx 0x0

biosint: ebp 0x11fac esp 0xffa edi 0x0 esi 0x12898

biosint: ip 0x8046 cs 0x0 flags 0x46

BIOSINT: Unsupport int #0x10

PCI: 00:03.0 init

Devices initialized

Copying IRQ routing tables to 0xf0000...done.

Verifing copy of IRQ routing tables at 0xf0000...failed

Moving GDT to 0x500...ok

Adjust low_table_end from 0x00000530 to 0x00001000

Adjust rom_table_end from 0x000f0400 to 0x00100000

Wrote coreboot table at: 00000530 - 00000bec checksum 6eb8

 Welcome to elfboot, the open sourced starter.

January 2002, Eric Biederman.

Version 1.3

 rom_stream: 0xfffc0000 - 0xfffeffff

Found ELF candidate at offset 0

header_offset is 0

Try to load at offset 0x0

 Booting ''

Unsupported image format

with regards,
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20080229/fe08d2e0/attachment.html>

More information about the coreboot mailing list