[coreboot] coreboot table and i82801xx GPIO conflicts

Rudolf Marek r.marek at assembler.cz
Thu Jun 19 00:42:22 CEST 2008


-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Peter Stuge wrote:
> On Wed, Jun 18, 2008 at 12:33:32PM -0400, Joseph Smith wrote:
>> Ah, duh, your right. But what could be causing this then?
>>
>> Kernel:
>> PCI quirk: region 0400-047f claimed by ICH4 ACPI/GPIO/TCO
>> PCI quirk: region 0500-053f claimed by ICH4 GPIO
> 
> Can't say without more kernel message context.

Well that the PNP subsytem needs to be aware on non-std bars which claim this
IO. Imagine if PCI IO allocator in linux will for some non-assigned resource
assign same region as above. Well this wont happen because PCI io usually starts
at 1000 but in general it might be above 1000 too. I think this was the reason
for this quirk. - The ACPI pnp might claim this region too and in fact ACPI
should do that. Even more specially this quirk is here mostly when ACPI fails to
do so and the IO is above 1000 ;)

You may ignore this as "mostly harmless".  No really it is harmless for you.

Thanks,
Rudolf
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.6 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org

iD8DBQFIWY9O3J9wPJqZRNURAqiZAJ9FHan7sztUCbnH0HPBabm8DF86IgCfYpzf
qXGUZBwRg9gV/x+1raU0GgU=
=VpT6
-----END PGP SIGNATURE-----




More information about the coreboot mailing list