[coreboot] [PATCH] v3: AMD DB800 support

Marc Jones marc.jones at amd.com
Tue Mar 4 22:09:56 CET 2008



> 
> New patch, completely hand-generated, apply checked and compile checked.
> 

I still had some issues getting the patch to apply. It could be my 
Thunderbird mail reader but you should check. Attaching the file would 
avoid a mail reader issue.


Problem in the dts

> +            lpc_serirq_mode = "1";
> +            /* GPIO(0-0x20) for INT D:C:B:A, 0xFF=none. +             * 
> See virtual PIC spec. */

...

Problem in the Makefile
> +STAGE2_MAINBOARD_OBJ = +


patch didn't like this like either. I had to put a space before config 
to get it to work.
> config BOARD_AMD_NORWICH
>     bool "Norwich"
>     select ARCH_X86


It wouldn't boot all the way into Linux. It seems like there is a IRQ 
routing since that is where the image stopped. I attached db800 and 
norwich console output.

Marc




-- 
Marc Jones
Senior Firmware Engineer
(970) 226-9684 Office
mailto:Marc.Jones at amd.com
http://www.amd.com/embeddedprocessors
-------------- next part --------------
An embedded and charset-unspecified text was scrubbed...
Name: db800.txt
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20080304/abf1ff8c/attachment.txt>
-------------- next part --------------
An embedded and charset-unspecified text was scrubbed...
Name: norwich.txt
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20080304/abf1ff8c/attachment-0001.txt>


More information about the coreboot mailing list