[coreboot] flashrom issues found??

joe at smittys.pointclark.net joe at smittys.pointclark.net
Wed Mar 12 16:39:10 CET 2008


Quoting Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net>:

> On 12.03.2008 13:46, Carl-Daniel Hailfinger wrote:
>> On 12.03.2008 04:47, ron minnich wrote:
>>
>>> On Tue, Mar 11, 2008 at 5:03 PM,  <joe at smittys.pointclark.net> wrote:
>>>
>>>
>>>
>>>>  What does this mean? Also Intel has a development SDK for a
>>>>  development i830 board very close to this one that has a linux flash
>>>>  utility (pre-built binary, no source) with it. I am thinking of trying
>>>>  it with an ?strace? to see what it does? Would that help to find out
>>>>  what is going on here?
>>>>
>>>>
>>> strace won't show you memory references. That's the only issue.
>>>
>>
>> Dumping the ICH GPIO settings and PCI config space (once) before and
>> (repeatedly) during a flash operation with the Intel SDK flash utility
>> may help you solve the mystery. If you can't find any differences, you
>> may have to resort to renouveau and revenge (reverse engineering tools
>> of nouveau and radeon developers, respectively).
>>
>
> A PCI config space dump under factory BIOS and coreboot would be
> appreciated. As I wrote in another mail, knowing the MTRRs would help as
> well.
>
here you go.

Thanks - Joe
-------------- next part --------------
factory bios
00:1f.0 ISA bridge: Intel Corp. 82801DB/DBL (ICH4/ICH4-L) LPC Interface Bridge (rev 02)
00: 86 80 c0 24 0f 01 80 02 02 00 01 06 00 00 80 00
10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
40: 01 04 00 00 10 00 00 00 00 00 00 00 00 00 00 00
50: 00 00 00 00 00 00 00 00 01 05 00 00 10 00 00 00
60: 07 0b 09 05 d0 00 00 00 0b 80 80 0a 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: ff fc 00 00 00 00 00 00 00 00 00 00 00 00 00 00
a0: 20 02 00 00 01 00 00 00 0d 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 08 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 86 21 00 00 02 09 00 00 04 00 00 00 00 00 00 00
e0: 10 00 00 80 00 00 8f 34 33 22 11 00 00 00 67 45
f0: 00 00 40 00 00 00 00 00 60 0f 02 00 00 00 81 02

[root at localhost ~]# cat /proc/mtrr
reg00: base=0x07800000 ( 120MB), size=   8MB: uncachable, count=1
reg01: base=0x00000000 (   0MB), size= 128MB: write-back, count=1
reg02: base=0xf0000000 (3840MB), size= 128MB: write-combining, count=3

coreboot
00:1f.0 ISA bridge: Intel Corporation 82801DB/DBL (ICH4/ICH4-L) LPC Interface Bridge (rev 02)
00: 86 80 c0 24 0f 00 80 02 02 00 01 06 00 00 80 00
10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
40: 01 04 00 00 10 00 00 00 00 00 00 00 00 00 00 00
50: 00 00 00 00 00 00 00 00 01 05 00 00 10 00 00 00
60: 03 05 06 07 90 00 00 00 09 0a 0b 0c 00 00 00 00
70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
90: ff fc 00 00 00 00 00 00 00 00 00 00 00 00 00 00
a0: 00 02 00 00 02 00 00 00 0d 00 00 00 00 00 00 00
b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
d0: 86 21 00 00 02 0f 00 00 04 00 00 00 00 00 00 00
e0: 10 00 00 ff 00 00 0f 30 33 22 11 00 00 00 67 45
f0: 0f 00 00 00 00 00 00 00 60 0f 02 00 00 00 01 00

[root at localhost ~]# cat /proc/mtrr
reg00: base=0x00000000 (   0MB), size=  64MB: write-back, count=1
reg01: base=0x04000000 (  64MB), size=  32MB: write-back, count=1
reg02: base=0x06000000 (  96MB), size=  16MB: write-back, count=1
reg03: base=0x07000000 ( 112MB), size=   8MB: write-back, count=1


More information about the coreboot mailing list