[coreboot] proposed patch, notsigned off, comments welcome.
tsylla at gmail.com
Mon May 12 15:32:35 CEST 2008
On Mon, May 12, 2008 at 12:51 AM, ron minnich <rminnich at gmail.com> wrote:
> I don't actually see a difference from my end between an IRQ
> (Interrupt request in old-speak) and a PCI INT (interrupt request in
> old speak) but if you want to rename things, have at it. Code
> attached, do your worst!
You do need to be careful about this. INTA could be hooked to IRQA (10
decimal). If you want to un-confuse yourself and others, you need to
have the proper terminology.
> So notice that it appears when coreboot sets the VRs for INTAB and
> INTCD, VSA is setting up the GPIOs as enabled and inverted. Useful to
> know. Next steps are to see how the 22/23 registers are set up, and,
> with luck, trace it all the way through and maybe even find the
> problem. For now, however, the 3v PCI slot INTs are not working at
> all, as far as I can tell. They're almost acting edge-triggered. I
> think it's an artifact of sharing PCI INTs with the USB -- the
> ethernet, which is attached in the same way (with the same wire!) as
> the PCI slot, works just fine. It's very odd.
More information about the coreboot